About the Execution of LoLA for SieveSingleMsgMbox-PT-d2m96
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.880 | 1659946.00 | 1626940.00 | 6254.60 | ?TF?T??????????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811900140.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d2m96, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811900140
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 19:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 149K Apr 12 19:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Apr 12 19:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Apr 12 19:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717107400242
FORMULA SieveSingleMsgMbox-PT-d2m96-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717109060188
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,1984 places removed
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 SieveSingleMsgMbox-PT-d2m96-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/EQUN) for 16 SieveSingleMsgMbox-PT-d2m96-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/SRCH) for 16 SieveSingleMsgMbox-PT-d2m96-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 SieveSingleMsgMbox-PT-d2m96-LTLFireability-02
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d2m96-LTLFireability-01
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/299 3/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 231860 m, 46372 m/sec, 482214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/299 5/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 525247 m, 58677 m/sec, 1104620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/299 8/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 814622 m, 57875 m/sec, 1730076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/299 10/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 1107607 m, 58597 m/sec, 2339712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/299 12/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 1390929 m, 56664 m/sec, 2951400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/299 15/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 1673723 m, 56558 m/sec, 3575090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/299 18/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 1964569 m, 58169 m/sec, 4179141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/299 20/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 2249987 m, 57083 m/sec, 4779692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/299 22/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 2533201 m, 56642 m/sec, 5374945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/299 24/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 2805306 m, 54421 m/sec, 5992056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/299 27/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 3083309 m, 55600 m/sec, 6614110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/299 30/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 3372459 m, 57830 m/sec, 7212682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/299 32/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 3661474 m, 57803 m/sec, 7814057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/299 35/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 3944295 m, 56564 m/sec, 8412822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/299 37/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 4225182 m, 56177 m/sec, 9013281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/299 39/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 4509212 m, 56806 m/sec, 9599081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/299 41/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 4784504 m, 55058 m/sec, 10205499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/299 43/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 5052953 m, 53689 m/sec, 10819471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/299 46/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 5325718 m, 54553 m/sec, 11440339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/299 48/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 5607309 m, 56318 m/sec, 12062993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/299 51/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 5896129 m, 57764 m/sec, 12649025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/299 54/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 6182703 m, 57314 m/sec, 13240708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/299 57/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 6467691 m, 56997 m/sec, 13843549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/299 59/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 6747945 m, 56050 m/sec, 14440802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/299 61/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 7029627 m, 56336 m/sec, 15022199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/299 64/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 7305315 m, 55137 m/sec, 15624421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/299 66/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 7585889 m, 56114 m/sec, 16203784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/299 68/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 7866478 m, 56117 m/sec, 16786661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/299 70/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 8136361 m, 53976 m/sec, 17392820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/299 72/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 8405232 m, 53774 m/sec, 17995145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/299 74/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 8671378 m, 53229 m/sec, 18609295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/299 76/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 8939237 m, 53571 m/sec, 19222163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/299 79/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 9217951 m, 55742 m/sec, 19838995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/299 82/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 9498180 m, 56045 m/sec, 20462510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/299 84/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 9785030 m, 57370 m/sec, 21042741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/299 87/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 10071332 m, 57260 m/sec, 21633049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/299 90/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 10357198 m, 57173 m/sec, 22224118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/299 93/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 10643306 m, 57221 m/sec, 22815702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/299 95/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 10921006 m, 55540 m/sec, 23436003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/299 97/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 11201885 m, 56175 m/sec, 24017597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/299 100/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 11482985 m, 56220 m/sec, 24599661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/299 102/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 11763329 m, 56068 m/sec, 25184472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 215/299 104/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 12035621 m, 54458 m/sec, 25790025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 220/299 106/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 12313654 m, 55606 m/sec, 26365867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 225/299 108/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 12591443 m, 55557 m/sec, 26940845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 230/299 111/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 12869180 m, 55547 m/sec, 27522096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 235/299 112/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 13138560 m, 53876 m/sec, 28129282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 240/299 114/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 13407558 m, 53799 m/sec, 28728021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 245/299 116/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 13675190 m, 53526 m/sec, 29333573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 250/299 118/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 13940116 m, 52985 m/sec, 29952157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 255/299 121/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 14210895 m, 54155 m/sec, 30556004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 260/299 123/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 14476774 m, 53175 m/sec, 31176131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 265/299 126/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 14755591 m, 55763 m/sec, 31793692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 270/299 129/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 15035950 m, 56071 m/sec, 32402832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 275/299 131/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 15314312 m, 55672 m/sec, 33029706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 280/299 134/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 15599662 m, 57070 m/sec, 33609754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 285/299 137/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 15885316 m, 57130 m/sec, 34191860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 290/299 139/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 16170682 m, 57073 m/sec, 34781542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 295/299 142/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 16455996 m, 57062 m/sec, 35371467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 SieveSingleMsgMbox-PT-d2m96-LTLFireability-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07
[[35mlola[0m][I] time limit : 3295 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/299 3/5 SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 296078 m, -3231983 m/sec, 625893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 SieveSingleMsgMbox-PT-d2m96-LTLFireability-11
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/365 3/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 296846 m, 59369 m/sec, 626480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 10/365 5/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 588939 m, 58418 m/sec, 1256945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 15/365 8/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 870851 m, 56382 m/sec, 1886740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 20/365 10/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 1162476 m, 58325 m/sec, 2501085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 25/365 12/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 1448618 m, 57228 m/sec, 3117274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 30/365 14/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 1727957 m, 55867 m/sec, 3738949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 35/365 17/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 2008202 m, 56049 m/sec, 4385700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 40/365 19/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 2300611 m, 58481 m/sec, 4990978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 45/365 22/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 2587225 m, 57322 m/sec, 5609959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 50/365 24/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 2871291 m, 56813 m/sec, 6217178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 55/365 26/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 3154360 m, 56613 m/sec, 6816492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 60/365 28/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 3424301 m, 53988 m/sec, 7451328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 65/365 30/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 3698825 m, 54904 m/sec, 8091879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 70/365 33/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 3983898 m, 57014 m/sec, 8720271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 75/365 35/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 4274596 m, 58139 m/sec, 9323256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 80/365 38/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 4563893 m, 57859 m/sec, 9931224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 85/365 40/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 4845271 m, 56275 m/sec, 10550902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 90/365 43/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 5130649 m, 57075 m/sec, 11145391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 95/365 45/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 5409146 m, 55699 m/sec, 11754407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 100/365 47/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 5692496 m, 56670 m/sec, 12343759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 105/365 49/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 5964322 m, 54365 m/sec, 12965499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 110/365 50/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 6230423 m, 53220 m/sec, 13601883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 115/365 53/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 6504458 m, 54807 m/sec, 14228579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 120/365 55/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 6778260 m, 54760 m/sec, 14871205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 125/365 58/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 7057815 m, 55911 m/sec, 15508089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 130/365 60/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 7345884 m, 57613 m/sec, 16098453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 135/365 63/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 7633397 m, 57502 m/sec, 16700000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 140/365 65/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 7921164 m, 57553 m/sec, 17302637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 145/365 68/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 8203342 m, 56435 m/sec, 17928236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 150/365 70/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 8485465 m, 56424 m/sec, 18535987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 155/365 72/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 8769126 m, 56732 m/sec, 19127299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 160/365 74/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 9049308 m, 56036 m/sec, 19730302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 165/365 77/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 9326114 m, 55361 m/sec, 20333729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 170/365 79/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 9606891 m, 56155 m/sec, 20920368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 175/365 81/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 9888382 m, 56298 m/sec, 21513954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 180/365 83/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 10157452 m, 53814 m/sec, 22132956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 185/365 84/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 10425247 m, 53559 m/sec, 22747775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 190/365 86/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 10686639 m, 52278 m/sec, 23388260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 195/365 88/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 10958842 m, 54440 m/sec, 24010707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 200/365 91/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 11227013 m, 53634 m/sec, 24644017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 205/365 93/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 11501117 m, 54820 m/sec, 25281552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 210/365 96/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 11780807 m, 55938 m/sec, 25904996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 215/365 98/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 12060193 m, 55877 m/sec, 26536099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 220/365 101/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 12347450 m, 57451 m/sec, 27123881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 225/365 103/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 12635126 m, 57535 m/sec, 27724784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 230/365 106/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 12921975 m, 57369 m/sec, 28326790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 235/365 108/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 13209427 m, 57490 m/sec, 28930604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 240/365 111/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 13495562 m, 57227 m/sec, 29532382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 245/365 113/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 13770900 m, 55067 m/sec, 30175880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 250/365 115/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 14052021 m, 56224 m/sec, 30770548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 255/365 118/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 14334031 m, 56402 m/sec, 31359601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 260/365 120/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 14614651 m, 56124 m/sec, 31946405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 265/365 122/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 14893247 m, 55719 m/sec, 32540937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 270/365 124/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 15162443 m, 53839 m/sec, 33158316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 275/365 126/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 15440395 m, 55590 m/sec, 33738687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 280/365 128/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 15718006 m, 55522 m/sec, 34318212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 285/365 130/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 15996693 m, 55737 m/sec, 34900585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 290/365 132/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 16271098 m, 54881 m/sec, 35494138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 295/365 134/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 16536670 m, 53114 m/sec, 36107908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 300/365 136/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 16802059 m, 53077 m/sec, 36716103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 305/365 137/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 17068000 m, 53188 m/sec, 37325892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 310/365 139/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 17327914 m, 51982 m/sec, 37954808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 315/365 141/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 17590783 m, 52573 m/sec, 38584191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 320/365 144/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 17860154 m, 53874 m/sec, 39202621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 325/365 146/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 18132460 m, 54461 m/sec, 39828453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 330/365 148/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 18396581 m, 52824 m/sec, 40490738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 335/365 151/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 18678113 m, 56306 m/sec, 41117109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 340/365 153/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 18959458 m, 56269 m/sec, 41743396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 345/365 156/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 19233305 m, 54769 m/sec, 42394818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 350/365 158/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 19519234 m, 57185 m/sec, 43003265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 355/365 161/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 19806768 m, 57506 m/sec, 43595784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 360/365 163/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 20095862 m, 57818 m/sec, 44192534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 365/365 166/2000 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 20383727 m, 57573 m/sec, 44793758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 SieveSingleMsgMbox-PT-d2m96-LTLFireability-09
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10
[[35mlola[0m][I] time limit : 2915 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/364 3/5 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 286127 m, -4019520 m/sec, 602160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 10/364 5/5 SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 565480 m, 55870 m/sec, 1208488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m96-LTLFireability-08
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 SieveSingleMsgMbox-PT-d2m96-LTLFireability-06
[[35mlola[0m][I] time limit : 483 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 SieveSingleMsgMbox-PT-d2m96-LTLFireability-03
[[35mlola[0m][I] time limit : 580 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d2m96-LTLFireability-00
[[35mlola[0m][I] time limit : 725 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8074
[[35mlola[0m][I] fired transitions : 16244
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 SieveSingleMsgMbox-PT-d2m96-LTLFireability-12
[[35mlola[0m][I] time limit : 966 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 SieveSingleMsgMbox-PT-d2m96-LTLFireability-14
[[35mlola[0m][I] time limit : 1450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 SieveSingleMsgMbox-PT-d2m96-LTLFireability-05
[[35mlola[0m][I] time limit : 2900 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 700
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-04: AR true skeleton: state space /EU[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 403 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d2m96"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d2m96, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811900140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d2m96.tgz
mv SieveSingleMsgMbox-PT-d2m96 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;