MCC'2024- Execution of r379-smll-171683811900138

About the Execution of LoLA for SieveSingleMsgMbox-PT-d2m96

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	2926673.00	0.00	0.00	??FF??T???F???FT	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811900138.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d2m96, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811900138
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 19:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 149K Apr 12 19:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Apr 12 19:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Apr 12 19:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717103981507

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717106908180

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,1984 places removed
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/FNDP) for 19 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/EQUN) for 19 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 19 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1243
[[35mlola[0m][I] fired transitions : 1534
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 271
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 64 (type FNDP) for 19 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 19 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 49 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 46 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/FNDP) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 4/199 2/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 192509 m, 38501 m/sec, 425718 t fired, .
[[35mlola[0m][.] 64 EF FNDP 3/1790 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 16051 attempts, .
[[35mlola[0m][.] 67 EF FNDP 3/1790 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8159 attempts, .
[[35mlola[0m][.] 71 EF FNDP 1/1791 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8819 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 9/199 4/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 490145 m, 59527 m/sec, 1089834 t fired, .
[[35mlola[0m][.] 64 EF FNDP 8/1789 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 43510 attempts, .
[[35mlola[0m][.] 67 EF FNDP 8/1789 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 22459 attempts, .
[[35mlola[0m][.] 71 EF FNDP 6/1790 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 94389 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 14/199 5/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 778177 m, 57606 m/sec, 1752559 t fired, .
[[35mlola[0m][.] 64 EF FNDP 13/1784 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 70796 attempts, .
[[35mlola[0m][.] 67 EF FNDP 13/1784 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 36693 attempts, .
[[35mlola[0m][.] 71 EF FNDP 11/1785 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 178434 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 19/199 7/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 1075161 m, 59396 m/sec, 2401879 t fired, .
[[35mlola[0m][.] 64 EF FNDP 18/1779 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 98297 attempts, .
[[35mlola[0m][.] 67 EF FNDP 18/1779 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 50855 attempts, .
[[35mlola[0m][.] 71 EF FNDP 16/1780 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 263946 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 24/199 9/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 1363770 m, 57721 m/sec, 3052797 t fired, .
[[35mlola[0m][.] 64 EF FNDP 23/1774 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 125742 attempts, .
[[35mlola[0m][.] 67 EF FNDP 23/1774 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 65030 attempts, .
[[35mlola[0m][.] 71 EF FNDP 21/1775 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 349703 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 29/199 11/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 1650003 m, 57246 m/sec, 3723478 t fired, .
[[35mlola[0m][.] 64 EF FNDP 28/1769 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 153080 attempts, .
[[35mlola[0m][.] 67 EF FNDP 28/1769 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 79221 attempts, .
[[35mlola[0m][.] 71 EF FNDP 26/1770 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 434756 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 34/199 13/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 1947542 m, 59507 m/sec, 4367847 t fired, .
[[35mlola[0m][.] 64 EF FNDP 33/1764 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 180431 attempts, .
[[35mlola[0m][.] 67 EF FNDP 33/1764 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 93429 attempts, .
[[35mlola[0m][.] 71 EF FNDP 31/1765 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 519776 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 39/199 15/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 2237543 m, 58000 m/sec, 5012217 t fired, .
[[35mlola[0m][.] 64 EF FNDP 38/1759 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 207853 attempts, .
[[35mlola[0m][.] 67 EF FNDP 38/1759 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 107679 attempts, .
[[35mlola[0m][.] 71 EF FNDP 36/1760 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 604828 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 44/199 16/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 2526106 m, 57712 m/sec, 5652253 t fired, .
[[35mlola[0m][.] 64 EF FNDP 43/1754 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 235264 attempts, .
[[35mlola[0m][.] 67 EF FNDP 43/1754 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 121922 attempts, .
[[35mlola[0m][.] 71 EF FNDP 41/1755 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 690156 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 49/199 18/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 2803735 m, 55525 m/sec, 6314120 t fired, .
[[35mlola[0m][.] 64 EF FNDP 48/1749 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 262570 attempts, .
[[35mlola[0m][.] 67 EF FNDP 48/1749 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 136144 attempts, .
[[35mlola[0m][.] 71 EF FNDP 46/1750 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 775455 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 54/199 20/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 3088260 m, 56905 m/sec, 6983807 t fired, .
[[35mlola[0m][.] 64 EF FNDP 53/1744 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 289691 attempts, .
[[35mlola[0m][.] 67 EF FNDP 53/1744 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 150406 attempts, .
[[35mlola[0m][.] 71 EF FNDP 51/1745 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 861079 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 59/199 22/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 3384438 m, 59235 m/sec, 7623946 t fired, .
[[35mlola[0m][.] 64 EF FNDP 58/1739 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 317017 attempts, .
[[35mlola[0m][.] 67 EF FNDP 58/1739 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 164623 attempts, .
[[35mlola[0m][.] 71 EF FNDP 56/1740 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 946472 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 64/199 24/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 3679373 m, 58987 m/sec, 8272716 t fired, .
[[35mlola[0m][.] 64 EF FNDP 63/1734 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 344439 attempts, .
[[35mlola[0m][.] 67 EF FNDP 63/1734 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 178810 attempts, .
[[35mlola[0m][.] 71 EF FNDP 61/1735 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1031630 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 69/199 26/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 3968702 m, 57865 m/sec, 8914119 t fired, .
[[35mlola[0m][.] 64 EF FNDP 68/1729 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 371792 attempts, .
[[35mlola[0m][.] 67 EF FNDP 68/1729 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 193076 attempts, .
[[35mlola[0m][.] 71 EF FNDP 66/1730 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1117045 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 74/199 27/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 4255515 m, 57362 m/sec, 9559067 t fired, .
[[35mlola[0m][.] 64 EF FNDP 73/1724 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 399109 attempts, .
[[35mlola[0m][.] 67 EF FNDP 73/1724 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 207252 attempts, .
[[35mlola[0m][.] 71 EF FNDP 71/1725 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1202475 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 79/199 29/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 4545135 m, 57924 m/sec, 10187667 t fired, .
[[35mlola[0m][.] 64 EF FNDP 78/1719 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 426444 attempts, .
[[35mlola[0m][.] 67 EF FNDP 78/1719 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 221477 attempts, .
[[35mlola[0m][.] 71 EF FNDP 76/1720 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1287469 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 84/199 30/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 4823787 m, 55730 m/sec, 10839261 t fired, .
[[35mlola[0m][.] 64 EF FNDP 83/1714 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 453945 attempts, .
[[35mlola[0m][.] 67 EF FNDP 83/1714 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 235648 attempts, .
[[35mlola[0m][.] 71 EF FNDP 81/1715 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1372487 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 89/199 31/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 5100019 m, 55246 m/sec, 11501492 t fired, .
[[35mlola[0m][.] 64 EF FNDP 88/1709 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 481367 attempts, .
[[35mlola[0m][.] 67 EF FNDP 88/1709 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 249904 attempts, .
[[35mlola[0m][.] 71 EF FNDP 86/1710 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1457057 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 94/199 33/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 5380448 m, 56085 m/sec, 12169000 t fired, .
[[35mlola[0m][.] 64 EF FNDP 93/1704 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 508670 attempts, .
[[35mlola[0m][.] 67 EF FNDP 93/1704 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 264134 attempts, .
[[35mlola[0m][.] 71 EF FNDP 91/1705 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1542199 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 99/199 36/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 5668884 m, 57687 m/sec, 12826995 t fired, .
[[35mlola[0m][.] 64 EF FNDP 98/1699 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 535944 attempts, .
[[35mlola[0m][.] 67 EF FNDP 98/1699 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 278332 attempts, .
[[35mlola[0m][.] 71 EF FNDP 96/1700 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1626794 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 104/199 38/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 5964832 m, 59189 m/sec, 13456728 t fired, .
[[35mlola[0m][.] 64 EF FNDP 103/1694 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 563470 attempts, .
[[35mlola[0m][.] 67 EF FNDP 103/1694 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 292584 attempts, .
[[35mlola[0m][.] 71 EF FNDP 101/1695 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1711820 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 109/199 40/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 6259359 m, 58905 m/sec, 14095708 t fired, .
[[35mlola[0m][.] 64 EF FNDP 108/1689 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 590977 attempts, .
[[35mlola[0m][.] 67 EF FNDP 108/1689 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 306854 attempts, .
[[35mlola[0m][.] 71 EF FNDP 106/1690 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1796853 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 114/199 42/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 6546395 m, 57407 m/sec, 14754046 t fired, .
[[35mlola[0m][.] 64 EF FNDP 113/1684 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 618456 attempts, .
[[35mlola[0m][.] 67 EF FNDP 113/1684 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 321086 attempts, .
[[35mlola[0m][.] 71 EF FNDP 111/1685 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1881808 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 119/199 44/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 6833501 m, 57421 m/sec, 15377257 t fired, .
[[35mlola[0m][.] 64 EF FNDP 118/1679 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 645802 attempts, .
[[35mlola[0m][.] 67 EF FNDP 118/1679 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 335291 attempts, .
[[35mlola[0m][.] 71 EF FNDP 116/1680 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1966636 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 124/199 45/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 7121795 m, 57658 m/sec, 16005230 t fired, .
[[35mlola[0m][.] 64 EF FNDP 123/1674 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 673282 attempts, .
[[35mlola[0m][.] 67 EF FNDP 123/1674 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 349531 attempts, .
[[35mlola[0m][.] 71 EF FNDP 121/1675 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2051846 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 129/199 47/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 7401219 m, 55884 m/sec, 16645210 t fired, .
[[35mlola[0m][.] 64 EF FNDP 128/1669 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 700728 attempts, .
[[35mlola[0m][.] 67 EF FNDP 128/1669 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 363714 attempts, .
[[35mlola[0m][.] 71 EF FNDP 126/1670 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2137046 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 134/199 48/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 7686789 m, 57114 m/sec, 17266802 t fired, .
[[35mlola[0m][.] 64 EF FNDP 133/1664 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 728059 attempts, .
[[35mlola[0m][.] 67 EF FNDP 133/1664 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 377974 attempts, .
[[35mlola[0m][.] 71 EF FNDP 131/1665 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2222417 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 139/199 50/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 7968104 m, 56263 m/sec, 17900052 t fired, .
[[35mlola[0m][.] 64 EF FNDP 138/1659 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 755247 attempts, .
[[35mlola[0m][.] 67 EF FNDP 138/1659 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 392228 attempts, .
[[35mlola[0m][.] 71 EF FNDP 136/1660 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2307798 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 144/199 51/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 8242819 m, 54943 m/sec, 18544729 t fired, .
[[35mlola[0m][.] 64 EF FNDP 143/1654 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 782886 attempts, .
[[35mlola[0m][.] 67 EF FNDP 143/1654 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 406448 attempts, .
[[35mlola[0m][.] 71 EF FNDP 141/1655 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2393193 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 149/199 52/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 8510832 m, 53602 m/sec, 19198777 t fired, .
[[35mlola[0m][.] 64 EF FNDP 148/1649 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 809948 attempts, .
[[35mlola[0m][.] 67 EF FNDP 148/1649 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 420622 attempts, .
[[35mlola[0m][.] 71 EF FNDP 146/1650 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2478284 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 154/199 54/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 8789717 m, 55777 m/sec, 19848596 t fired, .
[[35mlola[0m][.] 64 EF FNDP 153/1644 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 837393 attempts, .
[[35mlola[0m][.] 67 EF FNDP 153/1644 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 434797 attempts, .
[[35mlola[0m][.] 71 EF FNDP 151/1645 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2563555 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 159/199 56/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 9066779 m, 55412 m/sec, 20517311 t fired, .
[[35mlola[0m][.] 64 EF FNDP 158/1639 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 864728 attempts, .
[[35mlola[0m][.] 67 EF FNDP 158/1639 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 448971 attempts, .
[[35mlola[0m][.] 71 EF FNDP 156/1640 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2648781 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 164/199 58/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 9353155 m, 57275 m/sec, 21172719 t fired, .
[[35mlola[0m][.] 64 EF FNDP 163/1634 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 892260 attempts, .
[[35mlola[0m][.] 67 EF FNDP 163/1634 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 463177 attempts, .
[[35mlola[0m][.] 71 EF FNDP 161/1635 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2734157 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 169/199 60/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 9640740 m, 57517 m/sec, 21815235 t fired, .
[[35mlola[0m][.] 64 EF FNDP 168/1629 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 919625 attempts, .
[[35mlola[0m][.] 67 EF FNDP 168/1629 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 477351 attempts, .
[[35mlola[0m][.] 71 EF FNDP 166/1630 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2818920 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 174/199 62/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 9934457 m, 58743 m/sec, 22439661 t fired, .
[[35mlola[0m][.] 64 EF FNDP 173/1624 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 947033 attempts, .
[[35mlola[0m][.] 67 EF FNDP 173/1624 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 491516 attempts, .
[[35mlola[0m][.] 71 EF FNDP 171/1625 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2904326 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 179/199 64/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 10226324 m, 58373 m/sec, 23072590 t fired, .
[[35mlola[0m][.] 64 EF FNDP 178/1619 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 974502 attempts, .
[[35mlola[0m][.] 67 EF FNDP 178/1619 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 505674 attempts, .
[[35mlola[0m][.] 71 EF FNDP 176/1620 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2989529 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 184/199 66/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 10517765 m, 58288 m/sec, 23705131 t fired, .
[[35mlola[0m][.] 64 EF FNDP 183/1614 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1002081 attempts, .
[[35mlola[0m][.] 67 EF FNDP 183/1614 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 519854 attempts, .
[[35mlola[0m][.] 71 EF FNDP 181/1615 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3074842 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 189/199 68/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 10803522 m, 57151 m/sec, 24355656 t fired, .
[[35mlola[0m][.] 64 EF FNDP 188/1609 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1029518 attempts, .
[[35mlola[0m][.] 67 EF FNDP 188/1609 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 534042 attempts, .
[[35mlola[0m][.] 71 EF FNDP 186/1610 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3160010 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 194/199 70/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 11087418 m, 56779 m/sec, 24993354 t fired, .
[[35mlola[0m][.] 64 EF FNDP 193/1604 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1056579 attempts, .
[[35mlola[0m][.] 67 EF FNDP 193/1604 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 548068 attempts, .
[[35mlola[0m][.] 71 EF FNDP 191/1605 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3245228 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 199/199 72/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 11373345 m, 57185 m/sec, 25615075 t fired, .
[[35mlola[0m][.] 64 EF FNDP 198/1599 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1083960 attempts, .
[[35mlola[0m][.] 67 EF FNDP 198/1599 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 562360 attempts, .
[[35mlola[0m][.] 71 EF FNDP 196/1600 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3330188 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF FNDP 203/1594 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1111516 attempts, .
[[35mlola[0m][.] 67 EF FNDP 203/1594 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 576592 attempts, .
[[35mlola[0m][.] 71 EF FNDP 201/1595 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3415262 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 49 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 49 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 49 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 260 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/260 3/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 371071 m, 74214 m/sec, 456498 t fired, .
[[35mlola[0m][.] 64 EF FNDP 208/1589 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1138939 attempts, .
[[35mlola[0m][.] 67 EF FNDP 208/1589 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 590850 attempts, .
[[35mlola[0m][.] 71 EF FNDP 206/1590 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3500440 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/260 5/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 731090 m, 72003 m/sec, 915271 t fired, .
[[35mlola[0m][.] 64 EF FNDP 213/1584 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1166463 attempts, .
[[35mlola[0m][.] 67 EF FNDP 213/1584 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 605108 attempts, .
[[35mlola[0m][.] 71 EF FNDP 211/1585 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3585983 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/260 8/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 1100096 m, 73801 m/sec, 1355576 t fired, .
[[35mlola[0m][.] 64 EF FNDP 218/1579 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1193792 attempts, .
[[35mlola[0m][.] 67 EF FNDP 218/1579 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 619407 attempts, .
[[35mlola[0m][.] 71 EF FNDP 216/1580 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3671189 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/260 9/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 1452964 m, 70573 m/sec, 1814144 t fired, .
[[35mlola[0m][.] 64 EF FNDP 223/1574 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1221202 attempts, .
[[35mlola[0m][.] 67 EF FNDP 223/1574 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 633718 attempts, .
[[35mlola[0m][.] 71 EF FNDP 221/1575 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3756305 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/260 12/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 1817103 m, 72827 m/sec, 2264010 t fired, .
[[35mlola[0m][.] 64 EF FNDP 228/1569 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1248512 attempts, .
[[35mlola[0m][.] 67 EF FNDP 228/1569 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 647974 attempts, .
[[35mlola[0m][.] 71 EF FNDP 226/1570 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3841371 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 30/260 14/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 2181304 m, 72840 m/sec, 2704228 t fired, .
[[35mlola[0m][.] 64 EF FNDP 233/1564 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1275906 attempts, .
[[35mlola[0m][.] 67 EF FNDP 233/1564 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 662267 attempts, .
[[35mlola[0m][.] 71 EF FNDP 231/1565 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 3926961 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 35/260 16/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 2539458 m, 71630 m/sec, 3144196 t fired, .
[[35mlola[0m][.] 64 EF FNDP 238/1559 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1303339 attempts, .
[[35mlola[0m][.] 67 EF FNDP 238/1559 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 676576 attempts, .
[[35mlola[0m][.] 71 EF FNDP 236/1560 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4012879 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 40/260 18/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 2883527 m, 68813 m/sec, 3616380 t fired, .
[[35mlola[0m][.] 64 EF FNDP 243/1554 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1330713 attempts, .
[[35mlola[0m][.] 67 EF FNDP 243/1554 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 690869 attempts, .
[[35mlola[0m][.] 71 EF FNDP 241/1555 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4098515 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 45/260 21/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 3242831 m, 71860 m/sec, 4075303 t fired, .
[[35mlola[0m][.] 64 EF FNDP 248/1549 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1358104 attempts, .
[[35mlola[0m][.] 67 EF FNDP 248/1549 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 705190 attempts, .
[[35mlola[0m][.] 71 EF FNDP 246/1550 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4183875 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 50/260 23/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 3612157 m, 73865 m/sec, 4504097 t fired, .
[[35mlola[0m][.] 64 EF FNDP 253/1544 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1385546 attempts, .
[[35mlola[0m][.] 67 EF FNDP 253/1544 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 719492 attempts, .
[[35mlola[0m][.] 71 EF FNDP 251/1545 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4269201 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 55/260 26/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 3970864 m, 71741 m/sec, 4947990 t fired, .
[[35mlola[0m][.] 64 EF FNDP 258/1539 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1412934 attempts, .
[[35mlola[0m][.] 67 EF FNDP 258/1539 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 733744 attempts, .
[[35mlola[0m][.] 71 EF FNDP 256/1540 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4354538 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 60/260 28/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 4326041 m, 71035 m/sec, 5386886 t fired, .
[[35mlola[0m][.] 64 EF FNDP 263/1534 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1440336 attempts, .
[[35mlola[0m][.] 67 EF FNDP 263/1534 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 748014 attempts, .
[[35mlola[0m][.] 71 EF FNDP 261/1535 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4439797 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 65/260 29/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 4679919 m, 70775 m/sec, 5824378 t fired, .
[[35mlola[0m][.] 64 EF FNDP 268/1529 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1467799 attempts, .
[[35mlola[0m][.] 67 EF FNDP 268/1529 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 762306 attempts, .
[[35mlola[0m][.] 71 EF FNDP 266/1530 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4525780 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 70/260 31/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 5019006 m, 67817 m/sec, 6293405 t fired, .
[[35mlola[0m][.] 64 EF FNDP 273/1524 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1495180 attempts, .
[[35mlola[0m][.] 67 EF FNDP 273/1524 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 776506 attempts, .
[[35mlola[0m][.] 71 EF FNDP 271/1525 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4611457 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 75/260 33/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 5363516 m, 68902 m/sec, 6767371 t fired, .
[[35mlola[0m][.] 64 EF FNDP 278/1519 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1522651 attempts, .
[[35mlola[0m][.] 67 EF FNDP 278/1519 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 790805 attempts, .
[[35mlola[0m][.] 71 EF FNDP 276/1520 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4697299 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 80/260 36/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 5723701 m, 72037 m/sec, 7218236 t fired, .
[[35mlola[0m][.] 64 EF FNDP 283/1514 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1550123 attempts, .
[[35mlola[0m][.] 67 EF FNDP 283/1514 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 805090 attempts, .
[[35mlola[0m][.] 71 EF FNDP 281/1515 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4782620 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 85/260 39/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 6092633 m, 73786 m/sec, 7641094 t fired, .
[[35mlola[0m][.] 64 EF FNDP 288/1509 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1577458 attempts, .
[[35mlola[0m][.] 67 EF FNDP 288/1509 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 819346 attempts, .
[[35mlola[0m][.] 71 EF FNDP 286/1510 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4868306 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 90/260 41/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 6455495 m, 72572 m/sec, 8078904 t fired, .
[[35mlola[0m][.] 64 EF FNDP 293/1504 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1605127 attempts, .
[[35mlola[0m][.] 67 EF FNDP 293/1504 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 833644 attempts, .
[[35mlola[0m][.] 71 EF FNDP 291/1505 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 4954288 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 95/260 43/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 6811658 m, 71232 m/sec, 8518223 t fired, .
[[35mlola[0m][.] 64 EF FNDP 298/1499 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1632552 attempts, .
[[35mlola[0m][.] 67 EF FNDP 298/1499 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 847903 attempts, .
[[35mlola[0m][.] 71 EF FNDP 296/1500 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5039895 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 100/260 45/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 7169068 m, 71482 m/sec, 8947412 t fired, .
[[35mlola[0m][.] 64 EF FNDP 303/1494 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1660004 attempts, .
[[35mlola[0m][.] 67 EF FNDP 303/1494 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 862185 attempts, .
[[35mlola[0m][.] 71 EF FNDP 301/1495 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5125470 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 105/260 47/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 7521338 m, 70454 m/sec, 9385643 t fired, .
[[35mlola[0m][.] 64 EF FNDP 308/1489 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1687156 attempts, .
[[35mlola[0m][.] 67 EF FNDP 308/1489 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 876441 attempts, .
[[35mlola[0m][.] 71 EF FNDP 306/1490 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5210834 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 110/260 49/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 7878088 m, 71350 m/sec, 9808895 t fired, .
[[35mlola[0m][.] 64 EF FNDP 313/1484 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1714594 attempts, .
[[35mlola[0m][.] 67 EF FNDP 313/1484 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 890688 attempts, .
[[35mlola[0m][.] 71 EF FNDP 311/1485 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5296705 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 115/260 51/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 8218710 m, 68124 m/sec, 10269208 t fired, .
[[35mlola[0m][.] 64 EF FNDP 318/1479 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1741951 attempts, .
[[35mlola[0m][.] 67 EF FNDP 318/1479 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 904964 attempts, .
[[35mlola[0m][.] 71 EF FNDP 316/1480 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5382457 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 120/260 52/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 8553462 m, 66950 m/sec, 10743636 t fired, .
[[35mlola[0m][.] 64 EF FNDP 323/1474 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1769457 attempts, .
[[35mlola[0m][.] 67 EF FNDP 323/1474 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 919255 attempts, .
[[35mlola[0m][.] 71 EF FNDP 321/1475 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5467911 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 125/260 55/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 8896128 m, 68533 m/sec, 11208364 t fired, .
[[35mlola[0m][.] 64 EF FNDP 328/1469 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1796917 attempts, .
[[35mlola[0m][.] 67 EF FNDP 328/1469 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 933572 attempts, .
[[35mlola[0m][.] 71 EF FNDP 326/1470 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5553947 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 130/260 57/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 9240105 m, 68795 m/sec, 11672575 t fired, .
[[35mlola[0m][.] 64 EF FNDP 333/1464 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1823636 attempts, .
[[35mlola[0m][.] 67 EF FNDP 333/1464 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 947894 attempts, .
[[35mlola[0m][.] 71 EF FNDP 331/1465 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5639456 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 135/260 60/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 9597151 m, 71409 m/sec, 12127538 t fired, .
[[35mlola[0m][.] 64 EF FNDP 338/1459 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1850957 attempts, .
[[35mlola[0m][.] 67 EF FNDP 338/1459 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 962162 attempts, .
[[35mlola[0m][.] 71 EF FNDP 336/1460 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5724859 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 140/260 62/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 9966331 m, 73836 m/sec, 12541728 t fired, .
[[35mlola[0m][.] 64 EF FNDP 343/1454 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1878204 attempts, .
[[35mlola[0m][.] 67 EF FNDP 343/1454 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 976437 attempts, .
[[35mlola[0m][.] 71 EF FNDP 341/1455 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5810656 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 145/260 65/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 10330698 m, 72873 m/sec, 12968183 t fired, .
[[35mlola[0m][.] 64 EF FNDP 348/1449 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1905500 attempts, .
[[35mlola[0m][.] 67 EF FNDP 348/1449 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 990731 attempts, .
[[35mlola[0m][.] 71 EF FNDP 346/1450 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5896216 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 150/260 68/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 10693036 m, 72467 m/sec, 13400499 t fired, .
[[35mlola[0m][.] 64 EF FNDP 353/1444 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1932825 attempts, .
[[35mlola[0m][.] 67 EF FNDP 353/1444 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1004993 attempts, .
[[35mlola[0m][.] 71 EF FNDP 351/1445 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 5981879 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 155/260 70/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 11043424 m, 70077 m/sec, 13853872 t fired, .
[[35mlola[0m][.] 64 EF FNDP 358/1439 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1960158 attempts, .
[[35mlola[0m][.] 67 EF FNDP 358/1439 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1019253 attempts, .
[[35mlola[0m][.] 71 EF FNDP 356/1440 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6067661 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 160/260 72/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 11400017 m, 71318 m/sec, 14272928 t fired, .
[[35mlola[0m][.] 64 EF FNDP 363/1434 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 1987621 attempts, .
[[35mlola[0m][.] 67 EF FNDP 363/1434 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1033503 attempts, .
[[35mlola[0m][.] 71 EF FNDP 361/1435 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6153388 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 165/260 74/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 11754782 m, 70953 m/sec, 14693844 t fired, .
[[35mlola[0m][.] 64 EF FNDP 368/1429 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2014931 attempts, .
[[35mlola[0m][.] 67 EF FNDP 368/1429 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1047759 attempts, .
[[35mlola[0m][.] 71 EF FNDP 366/1430 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6238907 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 170/260 76/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 12098520 m, 68747 m/sec, 15144316 t fired, .
[[35mlola[0m][.] 64 EF FNDP 373/1424 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2042315 attempts, .
[[35mlola[0m][.] 67 EF FNDP 373/1424 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1062052 attempts, .
[[35mlola[0m][.] 71 EF FNDP 371/1425 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6324480 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 175/260 78/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 12453002 m, 70896 m/sec, 15559948 t fired, .
[[35mlola[0m][.] 64 EF FNDP 378/1419 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2069622 attempts, .
[[35mlola[0m][.] 67 EF FNDP 378/1419 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1076337 attempts, .
[[35mlola[0m][.] 71 EF FNDP 376/1420 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6409948 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 180/260 80/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 12806006 m, 70600 m/sec, 15975420 t fired, .
[[35mlola[0m][.] 64 EF FNDP 383/1414 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2096933 attempts, .
[[35mlola[0m][.] 67 EF FNDP 383/1414 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1090578 attempts, .
[[35mlola[0m][.] 71 EF FNDP 381/1415 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6495709 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 185/260 81/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 13143698 m, 67538 m/sec, 16433158 t fired, .
[[35mlola[0m][.] 64 EF FNDP 388/1409 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2124193 attempts, .
[[35mlola[0m][.] 67 EF FNDP 388/1409 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1104885 attempts, .
[[35mlola[0m][.] 71 EF FNDP 386/1410 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6581201 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 190/260 83/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 13481501 m, 67560 m/sec, 16884353 t fired, .
[[35mlola[0m][.] 64 EF FNDP 393/1404 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2151450 attempts, .
[[35mlola[0m][.] 67 EF FNDP 393/1404 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1119148 attempts, .
[[35mlola[0m][.] 71 EF FNDP 391/1405 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6666831 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 195/260 84/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 13809703 m, 65640 m/sec, 17362948 t fired, .
[[35mlola[0m][.] 64 EF FNDP 398/1399 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2178865 attempts, .
[[35mlola[0m][.] 67 EF FNDP 398/1399 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1133395 attempts, .
[[35mlola[0m][.] 71 EF FNDP 396/1400 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6752737 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 200/260 86/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 14149936 m, 68046 m/sec, 17815152 t fired, .
[[35mlola[0m][.] 64 EF FNDP 403/1394 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2206173 attempts, .
[[35mlola[0m][.] 67 EF FNDP 403/1394 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1147626 attempts, .
[[35mlola[0m][.] 71 EF FNDP 401/1395 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6838254 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 205/260 89/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 14483169 m, 66646 m/sec, 18291455 t fired, .
[[35mlola[0m][.] 64 EF FNDP 408/1389 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2233486 attempts, .
[[35mlola[0m][.] 67 EF FNDP 408/1389 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1161850 attempts, .
[[35mlola[0m][.] 71 EF FNDP 406/1390 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 6923587 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 210/260 91/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 14834208 m, 70207 m/sec, 18749853 t fired, .
[[35mlola[0m][.] 64 EF FNDP 413/1384 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2260873 attempts, .
[[35mlola[0m][.] 67 EF FNDP 413/1384 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1176161 attempts, .
[[35mlola[0m][.] 71 EF FNDP 411/1385 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7009669 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 215/260 94/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 15180212 m, 69200 m/sec, 19217905 t fired, .
[[35mlola[0m][.] 64 EF FNDP 418/1379 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2288079 attempts, .
[[35mlola[0m][.] 67 EF FNDP 418/1379 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1190419 attempts, .
[[35mlola[0m][.] 71 EF FNDP 416/1380 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7095077 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 220/260 96/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 15544209 m, 72799 m/sec, 19638986 t fired, .
[[35mlola[0m][.] 64 EF FNDP 423/1374 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2315352 attempts, .
[[35mlola[0m][.] 67 EF FNDP 423/1374 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1204670 attempts, .
[[35mlola[0m][.] 71 EF FNDP 421/1375 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7180626 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 225/260 99/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 15909926 m, 73143 m/sec, 20049465 t fired, .
[[35mlola[0m][.] 64 EF FNDP 428/1369 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2342856 attempts, .
[[35mlola[0m][.] 67 EF FNDP 428/1369 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1218969 attempts, .
[[35mlola[0m][.] 71 EF FNDP 426/1370 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7266346 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 230/260 102/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 16270064 m, 72027 m/sec, 20471746 t fired, .
[[35mlola[0m][.] 64 EF FNDP 433/1364 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2370269 attempts, .
[[35mlola[0m][.] 67 EF FNDP 433/1364 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1233251 attempts, .
[[35mlola[0m][.] 71 EF FNDP 431/1365 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7352110 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 235/260 104/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 16629036 m, 71794 m/sec, 20893130 t fired, .
[[35mlola[0m][.] 64 EF FNDP 438/1359 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2397669 attempts, .
[[35mlola[0m][.] 67 EF FNDP 438/1359 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1247580 attempts, .
[[35mlola[0m][.] 71 EF FNDP 436/1360 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7437701 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 240/260 107/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 16988895 m, 71971 m/sec, 21315073 t fired, .
[[35mlola[0m][.] 64 EF FNDP 443/1354 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2424928 attempts, .
[[35mlola[0m][.] 67 EF FNDP 443/1354 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1261838 attempts, .
[[35mlola[0m][.] 71 EF FNDP 441/1355 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7523619 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 245/260 109/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 17331090 m, 68439 m/sec, 21786916 t fired, .
[[35mlola[0m][.] 64 EF FNDP 448/1349 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2452367 attempts, .
[[35mlola[0m][.] 67 EF FNDP 448/1349 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1276124 attempts, .
[[35mlola[0m][.] 71 EF FNDP 446/1350 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7609159 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 250/260 111/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 17682040 m, 70190 m/sec, 22198267 t fired, .
[[35mlola[0m][.] 64 EF FNDP 453/1344 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2479720 attempts, .
[[35mlola[0m][.] 67 EF FNDP 453/1344 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1290417 attempts, .
[[35mlola[0m][.] 71 EF FNDP 451/1345 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7694169 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 255/260 113/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 18035447 m, 70681 m/sec, 22612733 t fired, .
[[35mlola[0m][.] 64 EF FNDP 458/1339 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2506976 attempts, .
[[35mlola[0m][.] 67 EF FNDP 458/1339 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1304656 attempts, .
[[35mlola[0m][.] 71 EF FNDP 456/1340 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7779531 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 260/260 115/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 18388611 m, 70632 m/sec, 23027427 t fired, .
[[35mlola[0m][.] 64 EF FNDP 463/1334 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2534334 attempts, .
[[35mlola[0m][.] 67 EF FNDP 463/1334 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1318921 attempts, .
[[35mlola[0m][.] 71 EF FNDP 461/1335 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7864599 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF FNDP 468/1329 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2561591 attempts, .
[[35mlola[0m][.] 67 EF FNDP 468/1329 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1333213 attempts, .
[[35mlola[0m][.] 71 EF FNDP 466/1330 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 7949704 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 5/259 3/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 371333 m, 74266 m/sec, 456770 t fired, .
[[35mlola[0m][.] 64 EF FNDP 473/1324 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2588971 attempts, .
[[35mlola[0m][.] 67 EF FNDP 473/1324 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1347519 attempts, .
[[35mlola[0m][.] 71 EF FNDP 471/1325 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8035159 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 10/259 5/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 731988 m, 72131 m/sec, 916399 t fired, .
[[35mlola[0m][.] 64 EF FNDP 478/1319 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2616332 attempts, .
[[35mlola[0m][.] 67 EF FNDP 478/1319 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1361786 attempts, .
[[35mlola[0m][.] 71 EF FNDP 476/1320 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8120590 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 15/259 8/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 1101476 m, 73897 m/sec, 1357207 t fired, .
[[35mlola[0m][.] 64 EF FNDP 483/1314 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2643668 attempts, .
[[35mlola[0m][.] 67 EF FNDP 483/1314 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1376096 attempts, .
[[35mlola[0m][.] 71 EF FNDP 481/1315 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8206180 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 20/259 9/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 1455200 m, 70744 m/sec, 1817084 t fired, .
[[35mlola[0m][.] 64 EF FNDP 488/1309 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2671213 attempts, .
[[35mlola[0m][.] 67 EF FNDP 488/1309 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1390402 attempts, .
[[35mlola[0m][.] 71 EF FNDP 486/1310 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8291411 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 25/259 12/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 1820430 m, 73046 m/sec, 2267995 t fired, .
[[35mlola[0m][.] 64 EF FNDP 493/1304 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2698741 attempts, .
[[35mlola[0m][.] 67 EF FNDP 493/1304 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1404743 attempts, .
[[35mlola[0m][.] 71 EF FNDP 491/1305 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8376862 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 30/259 14/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 2185525 m, 73019 m/sec, 2709189 t fired, .
[[35mlola[0m][.] 64 EF FNDP 498/1299 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2726188 attempts, .
[[35mlola[0m][.] 67 EF FNDP 498/1299 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1419067 attempts, .
[[35mlola[0m][.] 71 EF FNDP 496/1300 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8462253 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 35/259 16/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 2543290 m, 71553 m/sec, 3149692 t fired, .
[[35mlola[0m][.] 64 EF FNDP 503/1294 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2753431 attempts, .
[[35mlola[0m][.] 67 EF FNDP 503/1294 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1433349 attempts, .
[[35mlola[0m][.] 71 EF FNDP 501/1295 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8547540 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 40/259 18/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 2887453 m, 68832 m/sec, 3621869 t fired, .
[[35mlola[0m][.] 64 EF FNDP 508/1289 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2780684 attempts, .
[[35mlola[0m][.] 67 EF FNDP 508/1289 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1447665 attempts, .
[[35mlola[0m][.] 71 EF FNDP 506/1290 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8632964 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 45/259 21/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 3245670 m, 71643 m/sec, 4078427 t fired, .
[[35mlola[0m][.] 64 EF FNDP 513/1284 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2808246 attempts, .
[[35mlola[0m][.] 67 EF FNDP 513/1284 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1461912 attempts, .
[[35mlola[0m][.] 71 EF FNDP 511/1285 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8718253 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 50/259 23/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 3615280 m, 73922 m/sec, 4507806 t fired, .
[[35mlola[0m][.] 64 EF FNDP 518/1279 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2835678 attempts, .
[[35mlola[0m][.] 67 EF FNDP 518/1279 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1476205 attempts, .
[[35mlola[0m][.] 71 EF FNDP 516/1280 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8803533 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 55/259 26/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 3973946 m, 71733 m/sec, 4951757 t fired, .
[[35mlola[0m][.] 64 EF FNDP 523/1274 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2863091 attempts, .
[[35mlola[0m][.] 67 EF FNDP 523/1274 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1490436 attempts, .
[[35mlola[0m][.] 71 EF FNDP 521/1275 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8888468 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 60/259 28/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 4330225 m, 71255 m/sec, 5391829 t fired, .
[[35mlola[0m][.] 64 EF FNDP 528/1269 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2890484 attempts, .
[[35mlola[0m][.] 67 EF FNDP 528/1269 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1504728 attempts, .
[[35mlola[0m][.] 71 EF FNDP 526/1270 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 8973608 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 65/259 29/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 4684671 m, 70889 m/sec, 5830510 t fired, .
[[35mlola[0m][.] 64 EF FNDP 533/1264 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2917911 attempts, .
[[35mlola[0m][.] 67 EF FNDP 533/1264 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1518995 attempts, .
[[35mlola[0m][.] 71 EF FNDP 531/1265 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9058898 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 70/259 31/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 5024474 m, 67960 m/sec, 6300589 t fired, .
[[35mlola[0m][.] 64 EF FNDP 538/1259 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2945105 attempts, .
[[35mlola[0m][.] 67 EF FNDP 538/1259 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1533196 attempts, .
[[35mlola[0m][.] 71 EF FNDP 536/1260 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9144145 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 75/259 33/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 5369627 m, 69030 m/sec, 6774920 t fired, .
[[35mlola[0m][.] 64 EF FNDP 543/1254 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2972515 attempts, .
[[35mlola[0m][.] 67 EF FNDP 543/1254 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1547519 attempts, .
[[35mlola[0m][.] 71 EF FNDP 541/1255 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9229978 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 80/259 36/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 5729668 m, 72008 m/sec, 7224747 t fired, .
[[35mlola[0m][.] 64 EF FNDP 548/1249 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 2999951 attempts, .
[[35mlola[0m][.] 67 EF FNDP 548/1249 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1561800 attempts, .
[[35mlola[0m][.] 71 EF FNDP 546/1250 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9315585 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 85/259 39/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 6099330 m, 73932 m/sec, 7648974 t fired, .
[[35mlola[0m][.] 64 EF FNDP 553/1244 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3027458 attempts, .
[[35mlola[0m][.] 67 EF FNDP 553/1244 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1576114 attempts, .
[[35mlola[0m][.] 71 EF FNDP 551/1245 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9401329 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 90/259 41/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 6463528 m, 72839 m/sec, 8090426 t fired, .
[[35mlola[0m][.] 64 EF FNDP 558/1239 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3055057 attempts, .
[[35mlola[0m][.] 67 EF FNDP 558/1239 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1590437 attempts, .
[[35mlola[0m][.] 71 EF FNDP 556/1240 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9487146 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 95/259 43/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 6820550 m, 71404 m/sec, 8528799 t fired, .
[[35mlola[0m][.] 64 EF FNDP 563/1234 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3082482 attempts, .
[[35mlola[0m][.] 67 EF FNDP 563/1234 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1604742 attempts, .
[[35mlola[0m][.] 71 EF FNDP 561/1235 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9572940 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 100/259 46/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 7178030 m, 71496 m/sec, 8959434 t fired, .
[[35mlola[0m][.] 64 EF FNDP 568/1229 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3109723 attempts, .
[[35mlola[0m][.] 67 EF FNDP 568/1229 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1619099 attempts, .
[[35mlola[0m][.] 71 EF FNDP 566/1230 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9658324 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 105/259 47/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 7531182 m, 70630 m/sec, 9396849 t fired, .
[[35mlola[0m][.] 64 EF FNDP 573/1224 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3137102 attempts, .
[[35mlola[0m][.] 67 EF FNDP 573/1224 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1633381 attempts, .
[[35mlola[0m][.] 71 EF FNDP 571/1225 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9743678 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 110/259 49/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 7888089 m, 71381 m/sec, 9822288 t fired, .
[[35mlola[0m][.] 64 EF FNDP 578/1219 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3164477 attempts, .
[[35mlola[0m][.] 67 EF FNDP 578/1219 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1647696 attempts, .
[[35mlola[0m][.] 71 EF FNDP 576/1220 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9829258 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 115/259 51/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 8228701 m, 68122 m/sec, 10282808 t fired, .
[[35mlola[0m][.] 64 EF FNDP 583/1214 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3191923 attempts, .
[[35mlola[0m][.] 67 EF FNDP 583/1214 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1661995 attempts, .
[[35mlola[0m][.] 71 EF FNDP 581/1215 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 9914643 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 120/259 52/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 8564252 m, 67110 m/sec, 10757613 t fired, .
[[35mlola[0m][.] 64 EF FNDP 588/1209 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3219198 attempts, .
[[35mlola[0m][.] 67 EF FNDP 588/1209 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1676305 attempts, .
[[35mlola[0m][.] 71 EF FNDP 586/1210 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10000387 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 125/259 55/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 8906080 m, 68365 m/sec, 11223635 t fired, .
[[35mlola[0m][.] 64 EF FNDP 593/1204 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3246686 attempts, .
[[35mlola[0m][.] 67 EF FNDP 593/1204 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1690598 attempts, .
[[35mlola[0m][.] 71 EF FNDP 591/1205 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10085696 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 130/259 57/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 9252881 m, 69360 m/sec, 11688648 t fired, .
[[35mlola[0m][.] 64 EF FNDP 598/1199 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3274041 attempts, .
[[35mlola[0m][.] 67 EF FNDP 598/1199 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1704899 attempts, .
[[35mlola[0m][.] 71 EF FNDP 596/1200 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10170726 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 135/259 60/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 9608647 m, 71153 m/sec, 12139870 t fired, .
[[35mlola[0m][.] 64 EF FNDP 603/1194 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3301428 attempts, .
[[35mlola[0m][.] 67 EF FNDP 603/1194 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1719200 attempts, .
[[35mlola[0m][.] 71 EF FNDP 601/1195 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10256220 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 140/259 62/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 9974248 m, 73120 m/sec, 12551008 t fired, .
[[35mlola[0m][.] 64 EF FNDP 608/1189 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3328868 attempts, .
[[35mlola[0m][.] 67 EF FNDP 608/1189 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1733437 attempts, .
[[35mlola[0m][.] 71 EF FNDP 606/1190 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10341478 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 145/259 65/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 10336695 m, 72489 m/sec, 12975305 t fired, .
[[35mlola[0m][.] 64 EF FNDP 613/1184 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3356252 attempts, .
[[35mlola[0m][.] 67 EF FNDP 613/1184 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1747677 attempts, .
[[35mlola[0m][.] 71 EF FNDP 611/1185 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10426643 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 150/259 68/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 10699277 m, 72516 m/sec, 13409063 t fired, .
[[35mlola[0m][.] 64 EF FNDP 618/1179 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3383591 attempts, .
[[35mlola[0m][.] 67 EF FNDP 618/1179 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1761958 attempts, .
[[35mlola[0m][.] 71 EF FNDP 616/1180 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10512221 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 155/259 70/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 11050196 m, 70183 m/sec, 13861746 t fired, .
[[35mlola[0m][.] 64 EF FNDP 623/1174 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3411071 attempts, .
[[35mlola[0m][.] 67 EF FNDP 623/1174 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1776275 attempts, .
[[35mlola[0m][.] 71 EF FNDP 621/1175 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10597426 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 160/259 72/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 11407079 m, 71376 m/sec, 14281321 t fired, .
[[35mlola[0m][.] 64 EF FNDP 628/1169 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3438757 attempts, .
[[35mlola[0m][.] 67 EF FNDP 628/1169 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1790500 attempts, .
[[35mlola[0m][.] 71 EF FNDP 626/1170 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10682831 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 165/259 74/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 11763979 m, 71380 m/sec, 14706477 t fired, .
[[35mlola[0m][.] 64 EF FNDP 633/1164 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3466195 attempts, .
[[35mlola[0m][.] 67 EF FNDP 633/1164 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1804797 attempts, .
[[35mlola[0m][.] 71 EF FNDP 631/1165 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10767965 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 170/259 76/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 12109079 m, 69020 m/sec, 15156787 t fired, .
[[35mlola[0m][.] 64 EF FNDP 638/1159 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3493751 attempts, .
[[35mlola[0m][.] 67 EF FNDP 638/1159 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1819029 attempts, .
[[35mlola[0m][.] 71 EF FNDP 636/1160 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10852988 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 175/259 78/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 12465033 m, 71190 m/sec, 15574358 t fired, .
[[35mlola[0m][.] 64 EF FNDP 643/1154 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3521337 attempts, .
[[35mlola[0m][.] 67 EF FNDP 643/1154 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1833347 attempts, .
[[35mlola[0m][.] 71 EF FNDP 641/1155 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 10938831 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 180/259 80/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 12822049 m, 71403 m/sec, 15994770 t fired, .
[[35mlola[0m][.] 64 EF FNDP 648/1149 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3548849 attempts, .
[[35mlola[0m][.] 67 EF FNDP 648/1149 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1847688 attempts, .
[[35mlola[0m][.] 71 EF FNDP 646/1150 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11024296 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 185/259 81/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 13161133 m, 67816 m/sec, 16456296 t fired, .
[[35mlola[0m][.] 64 EF FNDP 653/1144 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3576218 attempts, .
[[35mlola[0m][.] 67 EF FNDP 653/1144 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1861938 attempts, .
[[35mlola[0m][.] 71 EF FNDP 651/1145 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11109389 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 190/259 83/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 13499154 m, 67604 m/sec, 16907304 t fired, .
[[35mlola[0m][.] 64 EF FNDP 658/1139 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3603199 attempts, .
[[35mlola[0m][.] 67 EF FNDP 658/1139 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1876190 attempts, .
[[35mlola[0m][.] 71 EF FNDP 656/1140 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11192674 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 195/259 84/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 13828848 m, 65938 m/sec, 17387928 t fired, .
[[35mlola[0m][.] 64 EF FNDP 663/1134 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3630628 attempts, .
[[35mlola[0m][.] 67 EF FNDP 663/1134 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1890505 attempts, .
[[35mlola[0m][.] 71 EF FNDP 661/1135 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11278301 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 200/259 86/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 14169760 m, 68182 m/sec, 17843161 t fired, .
[[35mlola[0m][.] 64 EF FNDP 668/1129 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3657999 attempts, .
[[35mlola[0m][.] 67 EF FNDP 668/1129 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1904800 attempts, .
[[35mlola[0m][.] 71 EF FNDP 666/1130 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11363907 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 205/259 89/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 14502823 m, 66612 m/sec, 18323968 t fired, .
[[35mlola[0m][.] 64 EF FNDP 673/1124 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3685456 attempts, .
[[35mlola[0m][.] 67 EF FNDP 673/1124 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1919112 attempts, .
[[35mlola[0m][.] 71 EF FNDP 671/1125 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11449536 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 210/259 91/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 14854954 m, 70426 m/sec, 18776759 t fired, .
[[35mlola[0m][.] 64 EF FNDP 678/1119 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3712798 attempts, .
[[35mlola[0m][.] 67 EF FNDP 678/1119 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1933405 attempts, .
[[35mlola[0m][.] 71 EF FNDP 676/1120 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11535361 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 215/259 94/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 15200399 m, 69089 m/sec, 19249702 t fired, .
[[35mlola[0m][.] 64 EF FNDP 683/1114 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3740160 attempts, .
[[35mlola[0m][.] 67 EF FNDP 683/1114 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1947667 attempts, .
[[35mlola[0m][.] 71 EF FNDP 681/1115 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11620877 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 220/259 96/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 15566833 m, 73286 m/sec, 19663887 t fired, .
[[35mlola[0m][.] 64 EF FNDP 688/1109 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3767802 attempts, .
[[35mlola[0m][.] 67 EF FNDP 688/1109 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1961962 attempts, .
[[35mlola[0m][.] 71 EF FNDP 686/1110 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11706003 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 225/259 99/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 15933216 m, 73276 m/sec, 20076243 t fired, .
[[35mlola[0m][.] 64 EF FNDP 693/1104 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3795111 attempts, .
[[35mlola[0m][.] 67 EF FNDP 693/1104 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1976223 attempts, .
[[35mlola[0m][.] 71 EF FNDP 691/1105 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11791525 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 230/259 102/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 16295410 m, 72438 m/sec, 20501082 t fired, .
[[35mlola[0m][.] 64 EF FNDP 698/1099 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3822244 attempts, .
[[35mlola[0m][.] 67 EF FNDP 698/1099 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 1990530 attempts, .
[[35mlola[0m][.] 71 EF FNDP 696/1100 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11876891 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 235/259 104/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 16656873 m, 72292 m/sec, 20924948 t fired, .
[[35mlola[0m][.] 64 EF FNDP 703/1094 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3849786 attempts, .
[[35mlola[0m][.] 67 EF FNDP 703/1094 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2004846 attempts, .
[[35mlola[0m][.] 71 EF FNDP 701/1095 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 11962873 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 240/259 107/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 17018588 m, 72343 m/sec, 21355268 t fired, .
[[35mlola[0m][.] 64 EF FNDP 708/1089 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3877085 attempts, .
[[35mlola[0m][.] 67 EF FNDP 708/1089 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2019082 attempts, .
[[35mlola[0m][.] 71 EF FNDP 706/1090 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12048716 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 245/259 109/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 17364145 m, 69111 m/sec, 21825153 t fired, .
[[35mlola[0m][.] 64 EF FNDP 713/1084 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3904413 attempts, .
[[35mlola[0m][.] 67 EF FNDP 713/1084 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2033376 attempts, .
[[35mlola[0m][.] 71 EF FNDP 711/1085 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12134120 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 250/259 111/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 17719447 m, 71060 m/sec, 22244121 t fired, .
[[35mlola[0m][.] 64 EF FNDP 718/1079 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3931870 attempts, .
[[35mlola[0m][.] 67 EF FNDP 718/1079 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2047741 attempts, .
[[35mlola[0m][.] 71 EF FNDP 716/1080 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12219778 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 255/259 113/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 18074916 m, 71093 m/sec, 22659766 t fired, .
[[35mlola[0m][.] 64 EF FNDP 723/1074 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3959318 attempts, .
[[35mlola[0m][.] 67 EF FNDP 723/1074 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2062024 attempts, .
[[35mlola[0m][.] 71 EF FNDP 721/1075 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12305422 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF FNDP 728/1069 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 3986804 attempts, .
[[35mlola[0m][.] 67 EF FNDP 728/1069 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2076346 attempts, .
[[35mlola[0m][.] 71 EF FNDP 726/1070 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12390773 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1791
[[35mlola[0m][I] fired transitions : 2112
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 285 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/408 3/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 369293 m, 73858 m/sec, 454473 t fired, .
[[35mlola[0m][.] 64 EF FNDP 733/1064 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4014226 attempts, .
[[35mlola[0m][.] 67 EF FNDP 733/1064 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2090668 attempts, .
[[35mlola[0m][.] 71 EF FNDP 731/1065 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12476596 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/408 5/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 728017 m, 71744 m/sec, 911332 t fired, .
[[35mlola[0m][.] 64 EF FNDP 738/1059 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4041798 attempts, .
[[35mlola[0m][.] 67 EF FNDP 738/1059 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2104934 attempts, .
[[35mlola[0m][.] 71 EF FNDP 736/1060 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12562216 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/408 8/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 1095575 m, 73511 m/sec, 1350293 t fired, .
[[35mlola[0m][.] 64 EF FNDP 743/1054 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4069214 attempts, .
[[35mlola[0m][.] 67 EF FNDP 743/1054 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2119173 attempts, .
[[35mlola[0m][.] 71 EF FNDP 741/1055 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12647773 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/408 9/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 1448919 m, 70668 m/sec, 1808750 t fired, .
[[35mlola[0m][.] 64 EF FNDP 748/1049 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4096688 attempts, .
[[35mlola[0m][.] 67 EF FNDP 748/1049 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2133459 attempts, .
[[35mlola[0m][.] 71 EF FNDP 746/1050 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12732913 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/408 12/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 1812631 m, 72742 m/sec, 2258806 t fired, .
[[35mlola[0m][.] 64 EF FNDP 753/1044 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4124170 attempts, .
[[35mlola[0m][.] 67 EF FNDP 753/1044 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2147794 attempts, .
[[35mlola[0m][.] 71 EF FNDP 751/1045 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12818245 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/408 14/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 2175533 m, 72580 m/sec, 2697545 t fired, .
[[35mlola[0m][.] 64 EF FNDP 758/1039 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4151573 attempts, .
[[35mlola[0m][.] 67 EF FNDP 758/1039 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2162075 attempts, .
[[35mlola[0m][.] 71 EF FNDP 756/1040 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12903899 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/408 16/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 2534243 m, 71742 m/sec, 3136967 t fired, .
[[35mlola[0m][.] 64 EF FNDP 763/1034 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4178783 attempts, .
[[35mlola[0m][.] 67 EF FNDP 763/1034 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2176356 attempts, .
[[35mlola[0m][.] 71 EF FNDP 761/1035 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 12989324 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/408 18/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 2879133 m, 68978 m/sec, 3610511 t fired, .
[[35mlola[0m][.] 64 EF FNDP 768/1029 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4206396 attempts, .
[[35mlola[0m][.] 67 EF FNDP 768/1029 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2190642 attempts, .
[[35mlola[0m][.] 71 EF FNDP 766/1030 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13075068 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/408 21/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 3237472 m, 71667 m/sec, 4069538 t fired, .
[[35mlola[0m][.] 64 EF FNDP 773/1024 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4233981 attempts, .
[[35mlola[0m][.] 67 EF FNDP 773/1024 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2204906 attempts, .
[[35mlola[0m][.] 71 EF FNDP 771/1025 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13160807 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/408 23/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 3607517 m, 74009 m/sec, 4498610 t fired, .
[[35mlola[0m][.] 64 EF FNDP 778/1019 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4261524 attempts, .
[[35mlola[0m][.] 67 EF FNDP 778/1019 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2219247 attempts, .
[[35mlola[0m][.] 71 EF FNDP 776/1020 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13246719 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/408 26/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 3966629 m, 71822 m/sec, 4942963 t fired, .
[[35mlola[0m][.] 64 EF FNDP 783/1014 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4288928 attempts, .
[[35mlola[0m][.] 67 EF FNDP 783/1014 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2233561 attempts, .
[[35mlola[0m][.] 71 EF FNDP 781/1015 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13332131 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/408 28/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 4323047 m, 71283 m/sec, 5383156 t fired, .
[[35mlola[0m][.] 64 EF FNDP 788/1009 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4316223 attempts, .
[[35mlola[0m][.] 67 EF FNDP 788/1009 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2247906 attempts, .
[[35mlola[0m][.] 71 EF FNDP 786/1010 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13418008 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/408 29/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 4677324 m, 70855 m/sec, 5821049 t fired, .
[[35mlola[0m][.] 64 EF FNDP 793/1004 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4343571 attempts, .
[[35mlola[0m][.] 67 EF FNDP 793/1004 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2262219 attempts, .
[[35mlola[0m][.] 71 EF FNDP 791/1005 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13503580 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/408 31/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 5017662 m, 68067 m/sec, 6291721 t fired, .
[[35mlola[0m][.] 64 EF FNDP 798/999 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4371138 attempts, .
[[35mlola[0m][.] 67 EF FNDP 798/999 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2276562 attempts, .
[[35mlola[0m][.] 71 EF FNDP 796/1000 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13589018 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/408 33/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 5362406 m, 68948 m/sec, 6766063 t fired, .
[[35mlola[0m][.] 64 EF FNDP 803/994 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4398646 attempts, .
[[35mlola[0m][.] 67 EF FNDP 803/994 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2290853 attempts, .
[[35mlola[0m][.] 71 EF FNDP 801/995 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13674702 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/408 36/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 5721778 m, 71874 m/sec, 7216207 t fired, .
[[35mlola[0m][.] 64 EF FNDP 808/989 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4425942 attempts, .
[[35mlola[0m][.] 67 EF FNDP 808/989 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2305133 attempts, .
[[35mlola[0m][.] 71 EF FNDP 806/990 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13760186 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/408 39/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 6090013 m, 73647 m/sec, 7638033 t fired, .
[[35mlola[0m][.] 64 EF FNDP 813/984 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4453025 attempts, .
[[35mlola[0m][.] 67 EF FNDP 813/984 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2319435 attempts, .
[[35mlola[0m][.] 71 EF FNDP 811/985 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13845154 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/408 41/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 6452696 m, 72536 m/sec, 8075032 t fired, .
[[35mlola[0m][.] 64 EF FNDP 818/979 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4480269 attempts, .
[[35mlola[0m][.] 67 EF FNDP 818/979 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2333649 attempts, .
[[35mlola[0m][.] 71 EF FNDP 816/980 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 13930183 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/408 43/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 6807954 m, 71051 m/sec, 8513964 t fired, .
[[35mlola[0m][.] 64 EF FNDP 823/974 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4507635 attempts, .
[[35mlola[0m][.] 67 EF FNDP 823/974 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2347873 attempts, .
[[35mlola[0m][.] 71 EF FNDP 821/975 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14015099 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/408 45/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 7165245 m, 71458 m/sec, 8942350 t fired, .
[[35mlola[0m][.] 64 EF FNDP 828/969 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4535045 attempts, .
[[35mlola[0m][.] 67 EF FNDP 828/969 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2362133 attempts, .
[[35mlola[0m][.] 71 EF FNDP 826/970 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14100174 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/408 47/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 7517397 m, 70430 m/sec, 9381014 t fired, .
[[35mlola[0m][.] 64 EF FNDP 833/964 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4562395 attempts, .
[[35mlola[0m][.] 67 EF FNDP 833/964 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2376393 attempts, .
[[35mlola[0m][.] 71 EF FNDP 831/965 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14185272 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/408 49/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 7874501 m, 71420 m/sec, 9803896 t fired, .
[[35mlola[0m][.] 64 EF FNDP 838/959 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4589769 attempts, .
[[35mlola[0m][.] 67 EF FNDP 838/959 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2390642 attempts, .
[[35mlola[0m][.] 71 EF FNDP 836/960 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14270642 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/408 51/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 8215532 m, 68206 m/sec, 10264991 t fired, .
[[35mlola[0m][.] 64 EF FNDP 843/954 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4617063 attempts, .
[[35mlola[0m][.] 67 EF FNDP 843/954 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2404933 attempts, .
[[35mlola[0m][.] 71 EF FNDP 841/955 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14356126 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/408 52/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 8550842 m, 67062 m/sec, 10740324 t fired, .
[[35mlola[0m][.] 64 EF FNDP 848/949 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4644444 attempts, .
[[35mlola[0m][.] 67 EF FNDP 848/949 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2419259 attempts, .
[[35mlola[0m][.] 71 EF FNDP 846/950 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14441647 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/408 55/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 8893383 m, 68508 m/sec, 11204196 t fired, .
[[35mlola[0m][.] 64 EF FNDP 853/944 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4672000 attempts, .
[[35mlola[0m][.] 67 EF FNDP 853/944 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2433530 attempts, .
[[35mlola[0m][.] 71 EF FNDP 851/945 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14526938 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/408 57/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 9240461 m, 69415 m/sec, 11673018 t fired, .
[[35mlola[0m][.] 64 EF FNDP 858/939 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4699448 attempts, .
[[35mlola[0m][.] 67 EF FNDP 858/939 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2447821 attempts, .
[[35mlola[0m][.] 71 EF FNDP 856/940 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14612471 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/408 60/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 9595118 m, 70931 m/sec, 12125313 t fired, .
[[35mlola[0m][.] 64 EF FNDP 863/934 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4726871 attempts, .
[[35mlola[0m][.] 67 EF FNDP 863/934 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2462157 attempts, .
[[35mlola[0m][.] 71 EF FNDP 861/935 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14698000 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/408 62/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 9961722 m, 73320 m/sec, 12536374 t fired, .
[[35mlola[0m][.] 64 EF FNDP 868/929 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4754274 attempts, .
[[35mlola[0m][.] 67 EF FNDP 868/929 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2476409 attempts, .
[[35mlola[0m][.] 71 EF FNDP 866/930 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14783369 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/408 65/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 10324499 m, 72555 m/sec, 12960931 t fired, .
[[35mlola[0m][.] 64 EF FNDP 873/924 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4781883 attempts, .
[[35mlola[0m][.] 67 EF FNDP 873/924 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2490665 attempts, .
[[35mlola[0m][.] 71 EF FNDP 871/925 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14868819 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/408 68/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 10686197 m, 72339 m/sec, 13391366 t fired, .
[[35mlola[0m][.] 64 EF FNDP 878/919 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4809343 attempts, .
[[35mlola[0m][.] 67 EF FNDP 878/919 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2504943 attempts, .
[[35mlola[0m][.] 71 EF FNDP 876/920 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 14954260 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/408 70/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 11035615 m, 69883 m/sec, 13844830 t fired, .
[[35mlola[0m][.] 64 EF FNDP 883/914 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4836639 attempts, .
[[35mlola[0m][.] 67 EF FNDP 883/914 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2519224 attempts, .
[[35mlola[0m][.] 71 EF FNDP 881/915 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 15040045 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/408 72/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 11392108 m, 71298 m/sec, 14263623 t fired, .
[[35mlola[0m][.] 64 EF FNDP 888/909 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4863940 attempts, .
[[35mlola[0m][.] 67 EF FNDP 888/909 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2533517 attempts, .
[[35mlola[0m][.] 71 EF FNDP 886/910 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 15125205 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/408 74/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 11748955 m, 71369 m/sec, 14685986 t fired, .
[[35mlola[0m][.] 64 EF FNDP 893/904 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4891349 attempts, .
[[35mlola[0m][.] 67 EF FNDP 893/904 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2547792 attempts, .
[[35mlola[0m][.] 71 EF FNDP 891/905 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 15210669 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/408 76/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 12093578 m, 68924 m/sec, 15138474 t fired, .
[[35mlola[0m][.] 64 EF FNDP 898/899 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 4918733 attempts, .
[[35mlola[0m][.] 67 EF FNDP 898/899 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 2562097 attempts, .
[[35mlola[0m][.] 71 EF FNDP 896/900 0/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 15296216 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 64 (type FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][W] CANCELED task # 67 (type FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 4 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 4 0 0 0 2 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/408 78/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 12449271 m, 71138 m/sec, 15555671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/EQUN) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 4946328
[[35mlola[0m][I] time used : 903
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 15381606
[[35mlola[0m][I] time used : 901
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2576387
[[35mlola[0m][I] time used : 903
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 107
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2681 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2681 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2681 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/408 80/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 12789380 m, 68021 m/sec, 15955610 t fired, .
[[35mlola[0m][.] 17 CTL EXCL 5/2681 2/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 277132 m, -2219242 m/sec, 618843 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 5/297 3/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 340792 m, -3546824 m/sec, 421639 t fired, .
[[35mlola[0m][.] 29 CTL EXCL 5/2681 3/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 335156 m, -3610691 m/sec, 415488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/408 81/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 13127170 m, 67558 m/sec, 16411609 t fired, .
[[35mlola[0m][.] 17 CTL EXCL 10/2681 4/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 573448 m, 59263 m/sec, 1274170 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 10/297 5/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 700026 m, 71846 m/sec, 872881 t fired, .
[[35mlola[0m][.] 29 CTL EXCL 10/268 5/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 694592 m, 71887 m/sec, 864627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/408 83/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 13477824 m, 70130 m/sec, 16879387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/408 84/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 13824243 m, 69283 m/sec, 17382100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/408 87/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 14183380 m, 71827 m/sec, 17861032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/408 89/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 14533955 m, 70115 m/sec, 18367528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/408 92/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 14905815 m, 74372 m/sec, 18842759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/408 94/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 15267747 m, 72386 m/sec, 19336453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/408 97/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 15653455 m, 77141 m/sec, 19761275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 225/408 100/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 16036454 m, 76599 m/sec, 20196365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 230/408 103/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 16416055 m, 75920 m/sec, 20641337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 235/408 105/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 16795554 m, 75899 m/sec, 21086120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 240/408 108/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 17166356 m, 74160 m/sec, 21558361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 245/408 110/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 17534484 m, 73625 m/sec, 22023856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 250/408 113/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 17908147 m, 74732 m/sec, 22463279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 255/408 115/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 18281039 m, 74578 m/sec, 22901910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 260/408 117/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 18648155 m, 73423 m/sec, 23356431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 265/408 119/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 19006167 m, 71602 m/sec, 23827255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 270/408 121/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 19376500 m, 74066 m/sec, 24263335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 275/408 123/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 19745061 m, 73712 m/sec, 24696914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 280/408 125/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 20113431 m, 73674 m/sec, 25130937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 285/408 126/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 20462160 m, 69745 m/sec, 25613337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 290/408 128/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 20817151 m, 70998 m/sec, 26084843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 295/408 129/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 21171782 m, 70926 m/sec, 26555421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 300/408 130/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 21509879 m, 67619 m/sec, 27067331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 305/408 133/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 21867042 m, 71432 m/sec, 27541445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 310/408 136/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 22221683 m, 70928 m/sec, 28012418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 315/408 138/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 22564409 m, 68545 m/sec, 28528907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 320/408 141/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 22931694 m, 73457 m/sec, 28996762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 325/408 143/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 23297944 m, 73250 m/sec, 29464906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 330/408 146/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 23655969 m, 71605 m/sec, 29964207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 335/408 149/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 24037963 m, 76398 m/sec, 30384462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 340/408 151/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 24418599 m, 76127 m/sec, 30807211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 345/408 154/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 24798134 m, 75907 m/sec, 31245978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 350/408 157/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 25176536 m, 75680 m/sec, 31691031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 355/408 159/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 25551574 m, 75007 m/sec, 32133032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 360/408 162/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 25929928 m, 75670 m/sec, 32573561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 365/408 165/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 26295590 m, 73132 m/sec, 33050037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 370/408 167/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 26657642 m, 72410 m/sec, 33525572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 375/408 169/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 27027651 m, 74001 m/sec, 33961095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 380/408 172/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 27397435 m, 73956 m/sec, 34394984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 385/408 174/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 27766366 m, 73786 m/sec, 34830539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 390/408 176/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 28135319 m, 73790 m/sec, 35263749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 395/408 178/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 28489410 m, 70818 m/sec, 35733394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 400/408 180/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 28845307 m, 71179 m/sec, 36200333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 405/408 182/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 29212991 m, 73536 m/sec, 36632481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 407 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 2446 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35498
[[35mlola[0m][I] fired transitions : 221967
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/407 3/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 351902 m, -5772217 m/sec, 434379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/407 5/5 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 732329 m, 76085 m/sec, 916847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF 0 1 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 19 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 486 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5053
[[35mlola[0m][I] fired transitions : 7519
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 607 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 97
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 810 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/810 2/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 277958 m, 55591 m/sec, 620693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/810 4/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 581221 m, 60652 m/sec, 1290919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/810 6/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 878768 m, 59509 m/sec, 1967460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/810 8/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 1176341 m, 59514 m/sec, 2628895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/810 9/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 1465619 m, 57855 m/sec, 3296828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/810 12/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 1763878 m, 59651 m/sec, 3966406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/810 14/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 2062493 m, 59723 m/sec, 4628353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/810 15/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 2356710 m, 58843 m/sec, 5280677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/810 17/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 2646811 m, 58020 m/sec, 5936318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/810 18/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 2928673 m, 56372 m/sec, 6616192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/810 21/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 3225778 m, 59421 m/sec, 7281260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/810 23/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 3526813 m, 60207 m/sec, 7931595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/810 25/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 3821333 m, 58904 m/sec, 8593732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/810 26/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 4115155 m, 58764 m/sec, 9235026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/810 28/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 4404613 m, 57891 m/sec, 9882487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/810 30/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 4693624 m, 57802 m/sec, 10535852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/810 31/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 4974082 m, 56091 m/sec, 11206307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/810 33/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 5257951 m, 56773 m/sec, 11880564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 95/810 35/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 5548264 m, 58062 m/sec, 12557818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 100/810 37/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 5849598 m, 60266 m/sec, 13207660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 105/810 39/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 6149140 m, 59908 m/sec, 13856135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 110/810 41/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 6446702 m, 59512 m/sec, 14513557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 115/810 43/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 6737571 m, 58173 m/sec, 15170087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 120/810 45/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 7031803 m, 58846 m/sec, 15807835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 125/810 46/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 7318435 m, 57326 m/sec, 16466114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 130/810 48/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 7610174 m, 58347 m/sec, 17099295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 135/810 49/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 7900584 m, 58082 m/sec, 17739999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 140/810 51/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 8179617 m, 55806 m/sec, 18397584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 145/810 52/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 8456823 m, 55441 m/sec, 19060016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 150/810 54/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 8735747 m, 55784 m/sec, 19722922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 155/810 56/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 9015848 m, 56020 m/sec, 20401431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 160/810 58/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 9307995 m, 58429 m/sec, 21066456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 165/810 60/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 9600916 m, 58584 m/sec, 21732569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 170/810 62/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 9902129 m, 60242 m/sec, 22369712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 175/810 64/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 10199064 m, 59387 m/sec, 23013623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 180/810 66/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 10495506 m, 59288 m/sec, 23656648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 185/810 68/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 10787084 m, 58315 m/sec, 24316686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 190/810 70/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 11075199 m, 57623 m/sec, 24966256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 195/810 72/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 11365921 m, 58144 m/sec, 25598484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 200/810 73/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 11656674 m, 58150 m/sec, 26230862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 205/810 75/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 11939582 m, 56581 m/sec, 26887078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 210/810 77/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 12226578 m, 57399 m/sec, 27521483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 215/810 78/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 12516134 m, 57911 m/sec, 28151120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 220/810 80/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 12806076 m, 57988 m/sec, 28781567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 225/810 81/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 13084715 m, 55727 m/sec, 29440726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 230/810 82/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 13364385 m, 55934 m/sec, 30091146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 235/810 83/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 13642590 m, 55641 m/sec, 30743183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 240/810 85/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 13914698 m, 54421 m/sec, 31415247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 245/810 87/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 14195470 m, 56154 m/sec, 32072156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 250/810 89/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 14470736 m, 55053 m/sec, 32741785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 255/810 91/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 14757821 m, 57417 m/sec, 33410778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 260/810 93/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 15047880 m, 58011 m/sec, 34071356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 265/810 95/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 15334953 m, 57414 m/sec, 34744385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 270/810 97/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 15633044 m, 59618 m/sec, 35372172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 275/810 99/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 15931370 m, 59665 m/sec, 36005545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 280/810 101/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 16226102 m, 58946 m/sec, 36646690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 285/810 103/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 16520934 m, 58966 m/sec, 37285092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 290/810 106/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 16815668 m, 58946 m/sec, 37925447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 295/810 108/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 17105117 m, 57889 m/sec, 38579331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 300/810 110/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 17388886 m, 56753 m/sec, 39242944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 305/810 111/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 17678340 m, 57890 m/sec, 39872168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 310/810 113/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 17967099 m, 57751 m/sec, 40499155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 315/810 115/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 18255847 m, 57749 m/sec, 41128528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 320/810 116/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 18544283 m, 57687 m/sec, 41758983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 325/810 118/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 18821782 m, 55499 m/sec, 42416630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 330/810 119/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 19108045 m, 57252 m/sec, 43054250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 335/810 121/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 19396184 m, 57627 m/sec, 43682049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 340/810 122/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 19683083 m, 57379 m/sec, 44306766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 345/810 124/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 19971565 m, 57696 m/sec, 44932429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 350/810 125/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 20253645 m, 56416 m/sec, 45575030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 355/810 127/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 20529704 m, 55211 m/sec, 46231369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 360/810 128/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 20808069 m, 55673 m/sec, 46880453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 365/810 129/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 21085787 m, 55543 m/sec, 47528352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 370/810 130/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 21359343 m, 54711 m/sec, 48187413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 375/810 131/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 21630244 m, 54180 m/sec, 48855904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 380/810 133/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 21909831 m, 55917 m/sec, 49507723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 385/810 135/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 22189571 m, 55948 m/sec, 50159810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 390/810 137/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 22462176 m, 54521 m/sec, 50832305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 395/810 139/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 22745485 m, 56661 m/sec, 51503888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 400/810 141/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 23034020 m, 57707 m/sec, 52161632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 405/810 143/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 23322926 m, 57781 m/sec, 52820370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 410/810 145/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 23602462 m, 55907 m/sec, 53508298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 415/810 148/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 23901221 m, 59751 m/sec, 54133612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 420/810 150/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 24196452 m, 59046 m/sec, 54758319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 425/810 152/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 24493722 m, 59454 m/sec, 55387134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 430/810 154/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 24788260 m, 58907 m/sec, 56022467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 435/810 156/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 25081467 m, 58641 m/sec, 56661938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 440/810 158/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 25374129 m, 58532 m/sec, 57295480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 445/810 160/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 25667564 m, 58687 m/sec, 57934789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 450/810 162/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 25960952 m, 58677 m/sec, 58571362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 455/810 165/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 26246835 m, 57176 m/sec, 59230518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 460/810 167/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 26527154 m, 56063 m/sec, 59901048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 465/810 168/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 26814604 m, 57490 m/sec, 60524005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 470/810 170/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 27101334 m, 57346 m/sec, 61150795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 475/810 171/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 27388541 m, 57441 m/sec, 61773217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 480/810 173/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 27675589 m, 57409 m/sec, 62400831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 485/810 175/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 27963702 m, 57622 m/sec, 63025067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 490/810 176/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 28250031 m, 57265 m/sec, 63656687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 495/810 178/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 28526057 m, 55205 m/sec, 64308849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 500/810 180/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 28803931 m, 55574 m/sec, 64955792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 505/810 181/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 29088997 m, 57013 m/sec, 65573956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 510/810 183/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 29374702 m, 57141 m/sec, 66198214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 515/810 184/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 29658217 m, 56703 m/sec, 66812982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 520/810 186/2000 SieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-12 29943131 m, 56982 m/sec, 67435544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-13: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m96-CTLFireability-2023-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m96-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d2m96"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d2m96, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811900138"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d2m96.tgz
mv SieveSingleMsgMbox-PT-d2m96 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;