About the Execution of LoLA for SieveSingleMsgMbox-PT-d2m18
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 3367604.00 | 0.00 | 0.00 | ???????T??T?F?T? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811900114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d2m18, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811900114
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 19:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 111K Apr 12 19:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Apr 12 19:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Apr 12 19:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717089394302
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717092761906
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,1984 places removed
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 50 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type FNDP) for 22 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 22 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 47 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 4/224 2/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 272419 m, 54483 m/sec, 335312 t fired, .
[[35mlola[0m][.] 56 EF FNDP 4/1199 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 17014 attempts, .
[[35mlola[0m][.] 57 EF STEQ 4/1798 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.] 60 EF FNDP 4/1798 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 16484 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 9/224 4/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 637201 m, 72956 m/sec, 784631 t fired, .
[[35mlola[0m][.] 56 EF FNDP 9/1195 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 44227 attempts, .
[[35mlola[0m][.] 57 EF STEQ 9/1794 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.] 60 EF FNDP 9/1794 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 43839 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 14/224 7/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 1002761 m, 73112 m/sec, 1242152 t fired, .
[[35mlola[0m][.] 56 EF FNDP 14/1190 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 71708 attempts, .
[[35mlola[0m][.] 57 EF STEQ 14/1789 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.] 60 EF FNDP 14/1789 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 71375 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 19/224 9/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 1362640 m, 71975 m/sec, 1687530 t fired, .
[[35mlola[0m][.] 56 EF FNDP 19/1185 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 99368 attempts, .
[[35mlola[0m][.] 57 EF STEQ 19/1784 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.] 60 EF FNDP 19/1784 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 98906 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/FNDP) for 47 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 24/224 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 1720560 m, 71584 m/sec, 2152106 t fired, .
[[35mlola[0m][.] 56 EF FNDP 24/1779 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 126525 attempts, .
[[35mlola[0m][.] 60 EF FNDP 24/1779 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 125744 attempts, .
[[35mlola[0m][.] 65 EF FNDP 5/1789 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 75634 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 29/224 14/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 2088406 m, 73569 m/sec, 2595967 t fired, .
[[35mlola[0m][.] 56 EF FNDP 29/1774 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 153748 attempts, .
[[35mlola[0m][.] 60 EF FNDP 29/1774 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 152860 attempts, .
[[35mlola[0m][.] 65 EF FNDP 10/1784 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 158176 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 34/224 16/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 2451042 m, 72527 m/sec, 3033674 t fired, .
[[35mlola[0m][.] 56 EF FNDP 34/1769 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 180870 attempts, .
[[35mlola[0m][.] 60 EF FNDP 34/1769 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 179863 attempts, .
[[35mlola[0m][.] 65 EF FNDP 15/1779 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 240701 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 39/224 18/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 2798882 m, 69568 m/sec, 3504044 t fired, .
[[35mlola[0m][.] 56 EF FNDP 39/1764 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 208236 attempts, .
[[35mlola[0m][.] 60 EF FNDP 39/1764 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 207147 attempts, .
[[35mlola[0m][.] 65 EF FNDP 20/1774 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 323497 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 44/224 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 3154774 m, 71178 m/sec, 3978630 t fired, .
[[35mlola[0m][.] 56 EF FNDP 44/1759 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 235455 attempts, .
[[35mlola[0m][.] 60 EF FNDP 44/1759 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 234133 attempts, .
[[35mlola[0m][.] 65 EF FNDP 25/1769 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 406673 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 49/224 23/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 3526582 m, 74361 m/sec, 4404539 t fired, .
[[35mlola[0m][.] 56 EF FNDP 49/1754 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 262639 attempts, .
[[35mlola[0m][.] 60 EF FNDP 49/1754 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 261258 attempts, .
[[35mlola[0m][.] 65 EF FNDP 30/1764 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 489731 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 54/224 25/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 3888696 m, 72422 m/sec, 4851503 t fired, .
[[35mlola[0m][.] 56 EF FNDP 54/1749 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 289957 attempts, .
[[35mlola[0m][.] 60 EF FNDP 54/1749 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 288405 attempts, .
[[35mlola[0m][.] 65 EF FNDP 35/1759 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 572185 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 59/224 27/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 4247016 m, 71664 m/sec, 5293620 t fired, .
[[35mlola[0m][.] 56 EF FNDP 59/1744 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 317156 attempts, .
[[35mlola[0m][.] 60 EF FNDP 59/1744 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 315508 attempts, .
[[35mlola[0m][.] 65 EF FNDP 40/1754 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 655327 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 64/224 29/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 4607564 m, 72109 m/sec, 5722975 t fired, .
[[35mlola[0m][.] 56 EF FNDP 64/1739 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 344369 attempts, .
[[35mlola[0m][.] 60 EF FNDP 64/1739 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 342620 attempts, .
[[35mlola[0m][.] 65 EF FNDP 45/1749 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 738548 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 69/224 30/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 4950365 m, 68560 m/sec, 6193245 t fired, .
[[35mlola[0m][.] 56 EF FNDP 69/1734 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 371539 attempts, .
[[35mlola[0m][.] 60 EF FNDP 69/1734 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 369852 attempts, .
[[35mlola[0m][.] 65 EF FNDP 50/1744 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 822031 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 74/224 33/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 5290954 m, 68117 m/sec, 6674515 t fired, .
[[35mlola[0m][.] 56 EF FNDP 74/1729 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 398563 attempts, .
[[35mlola[0m][.] 60 EF FNDP 74/1729 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 397144 attempts, .
[[35mlola[0m][.] 65 EF FNDP 55/1739 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 904895 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 79/224 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 5650542 m, 71917 m/sec, 7137463 t fired, .
[[35mlola[0m][.] 56 EF FNDP 79/1724 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 425711 attempts, .
[[35mlola[0m][.] 60 EF FNDP 79/1724 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 424171 attempts, .
[[35mlola[0m][.] 65 EF FNDP 60/1734 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 988268 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 84/224 38/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 6022127 m, 74317 m/sec, 7560112 t fired, .
[[35mlola[0m][.] 56 EF FNDP 84/1719 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 452811 attempts, .
[[35mlola[0m][.] 60 EF FNDP 84/1719 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 451224 attempts, .
[[35mlola[0m][.] 65 EF FNDP 65/1729 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1071427 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 89/224 41/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 6391194 m, 73813 m/sec, 7991270 t fired, .
[[35mlola[0m][.] 56 EF FNDP 89/1714 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 479793 attempts, .
[[35mlola[0m][.] 60 EF FNDP 89/1714 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 478426 attempts, .
[[35mlola[0m][.] 65 EF FNDP 70/1724 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1154769 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 94/224 43/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 6748065 m, 71374 m/sec, 8444691 t fired, .
[[35mlola[0m][.] 56 EF FNDP 94/1709 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 506847 attempts, .
[[35mlola[0m][.] 60 EF FNDP 94/1709 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 505438 attempts, .
[[35mlola[0m][.] 65 EF FNDP 75/1719 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1238174 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 99/224 45/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 7109674 m, 72321 m/sec, 8868192 t fired, .
[[35mlola[0m][.] 56 EF FNDP 99/1704 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 533830 attempts, .
[[35mlola[0m][.] 60 EF FNDP 99/1704 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 532342 attempts, .
[[35mlola[0m][.] 65 EF FNDP 80/1714 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1321289 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 104/224 47/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 7461043 m, 70273 m/sec, 9314943 t fired, .
[[35mlola[0m][.] 56 EF FNDP 104/1699 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 560979 attempts, .
[[35mlola[0m][.] 60 EF FNDP 104/1699 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 559485 attempts, .
[[35mlola[0m][.] 65 EF FNDP 85/1709 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1404619 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 109/224 49/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 7820548 m, 71901 m/sec, 9735970 t fired, .
[[35mlola[0m][.] 56 EF FNDP 109/1694 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 587864 attempts, .
[[35mlola[0m][.] 60 EF FNDP 109/1694 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 586684 attempts, .
[[35mlola[0m][.] 65 EF FNDP 90/1704 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1487556 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 114/224 51/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 8164674 m, 68825 m/sec, 10198360 t fired, .
[[35mlola[0m][.] 56 EF FNDP 114/1689 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 615077 attempts, .
[[35mlola[0m][.] 60 EF FNDP 114/1689 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 613726 attempts, .
[[35mlola[0m][.] 65 EF FNDP 95/1699 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1570785 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 119/224 52/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 8502241 m, 67513 m/sec, 10676619 t fired, .
[[35mlola[0m][.] 56 EF FNDP 119/1684 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 642149 attempts, .
[[35mlola[0m][.] 60 EF FNDP 119/1684 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 640994 attempts, .
[[35mlola[0m][.] 65 EF FNDP 100/1694 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1653962 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 124/224 54/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 8848962 m, 69344 m/sec, 11137674 t fired, .
[[35mlola[0m][.] 56 EF FNDP 124/1679 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 669162 attempts, .
[[35mlola[0m][.] 60 EF FNDP 124/1679 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 668297 attempts, .
[[35mlola[0m][.] 65 EF FNDP 105/1689 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1736891 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 129/224 57/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 9196332 m, 69474 m/sec, 11615996 t fired, .
[[35mlola[0m][.] 56 EF FNDP 129/1674 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 696483 attempts, .
[[35mlola[0m][.] 60 EF FNDP 129/1674 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 695292 attempts, .
[[35mlola[0m][.] 65 EF FNDP 110/1684 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1820467 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 134/224 59/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 9553828 m, 71499 m/sec, 12079367 t fired, .
[[35mlola[0m][.] 56 EF FNDP 134/1669 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 723803 attempts, .
[[35mlola[0m][.] 60 EF FNDP 134/1669 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 722656 attempts, .
[[35mlola[0m][.] 65 EF FNDP 115/1679 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1903286 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 139/224 62/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 9925960 m, 74426 m/sec, 12494909 t fired, .
[[35mlola[0m][.] 56 EF FNDP 139/1664 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 751051 attempts, .
[[35mlola[0m][.] 60 EF FNDP 139/1664 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 750111 attempts, .
[[35mlola[0m][.] 65 EF FNDP 120/1674 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1986489 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 144/224 65/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 10293127 m, 73433 m/sec, 12923795 t fired, .
[[35mlola[0m][.] 56 EF FNDP 144/1659 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 778385 attempts, .
[[35mlola[0m][.] 60 EF FNDP 144/1659 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 777215 attempts, .
[[35mlola[0m][.] 65 EF FNDP 125/1669 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2069532 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 149/224 67/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 10659440 m, 73262 m/sec, 13354904 t fired, .
[[35mlola[0m][.] 56 EF FNDP 149/1654 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 805734 attempts, .
[[35mlola[0m][.] 60 EF FNDP 149/1654 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 804232 attempts, .
[[35mlola[0m][.] 65 EF FNDP 130/1664 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2152266 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 154/224 70/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 11011716 m, 70455 m/sec, 13817071 t fired, .
[[35mlola[0m][.] 56 EF FNDP 154/1649 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 833019 attempts, .
[[35mlola[0m][.] 60 EF FNDP 154/1649 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 831382 attempts, .
[[35mlola[0m][.] 65 EF FNDP 135/1659 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2235389 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 159/224 72/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 11371959 m, 72048 m/sec, 14239881 t fired, .
[[35mlola[0m][.] 56 EF FNDP 159/1644 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 860330 attempts, .
[[35mlola[0m][.] 60 EF FNDP 159/1644 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 858482 attempts, .
[[35mlola[0m][.] 65 EF FNDP 140/1654 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2318766 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 164/224 74/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 11731887 m, 71985 m/sec, 14663905 t fired, .
[[35mlola[0m][.] 56 EF FNDP 164/1639 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 887556 attempts, .
[[35mlola[0m][.] 60 EF FNDP 164/1639 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 885646 attempts, .
[[35mlola[0m][.] 65 EF FNDP 145/1649 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2401859 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 169/224 76/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 12076773 m, 68977 m/sec, 15118986 t fired, .
[[35mlola[0m][.] 56 EF FNDP 169/1634 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 914760 attempts, .
[[35mlola[0m][.] 60 EF FNDP 169/1634 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 912671 attempts, .
[[35mlola[0m][.] 65 EF FNDP 150/1644 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2484216 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 174/224 78/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 12433279 m, 71301 m/sec, 15536996 t fired, .
[[35mlola[0m][.] 56 EF FNDP 174/1629 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 942085 attempts, .
[[35mlola[0m][.] 60 EF FNDP 174/1629 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 939882 attempts, .
[[35mlola[0m][.] 65 EF FNDP 155/1639 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2566963 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 179/224 80/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 12791673 m, 71678 m/sec, 15958305 t fired, .
[[35mlola[0m][.] 56 EF FNDP 179/1624 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 969435 attempts, .
[[35mlola[0m][.] 60 EF FNDP 179/1624 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 967140 attempts, .
[[35mlola[0m][.] 65 EF FNDP 160/1634 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2650252 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 184/224 81/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 13134101 m, 68485 m/sec, 16420723 t fired, .
[[35mlola[0m][.] 56 EF FNDP 184/1619 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 996832 attempts, .
[[35mlola[0m][.] 60 EF FNDP 184/1619 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 994226 attempts, .
[[35mlola[0m][.] 65 EF FNDP 165/1629 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2732977 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 189/224 83/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 13476294 m, 68438 m/sec, 16877302 t fired, .
[[35mlola[0m][.] 56 EF FNDP 189/1614 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1024042 attempts, .
[[35mlola[0m][.] 60 EF FNDP 189/1614 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1021250 attempts, .
[[35mlola[0m][.] 65 EF FNDP 170/1624 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2815586 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 194/224 84/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 13807995 m, 66340 m/sec, 17360574 t fired, .
[[35mlola[0m][.] 56 EF FNDP 194/1609 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1051419 attempts, .
[[35mlola[0m][.] 60 EF FNDP 194/1609 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1048123 attempts, .
[[35mlola[0m][.] 65 EF FNDP 175/1619 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2898313 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 199/224 86/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 14152935 m, 68988 m/sec, 17819248 t fired, .
[[35mlola[0m][.] 56 EF FNDP 199/1604 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1078888 attempts, .
[[35mlola[0m][.] 60 EF FNDP 199/1604 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1075357 attempts, .
[[35mlola[0m][.] 65 EF FNDP 180/1614 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2981450 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 204/224 89/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 14488634 m, 67139 m/sec, 18300316 t fired, .
[[35mlola[0m][.] 56 EF FNDP 204/1599 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1106129 attempts, .
[[35mlola[0m][.] 60 EF FNDP 204/1599 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1102361 attempts, .
[[35mlola[0m][.] 65 EF FNDP 185/1609 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3064297 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 209/224 91/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 14843526 m, 70978 m/sec, 18761908 t fired, .
[[35mlola[0m][.] 56 EF FNDP 209/1594 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1133206 attempts, .
[[35mlola[0m][.] 60 EF FNDP 209/1594 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1129564 attempts, .
[[35mlola[0m][.] 65 EF FNDP 190/1604 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3147601 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 214/224 94/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 15192416 m, 69778 m/sec, 19237258 t fired, .
[[35mlola[0m][.] 56 EF FNDP 214/1589 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1160577 attempts, .
[[35mlola[0m][.] 60 EF FNDP 214/1589 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1156620 attempts, .
[[35mlola[0m][.] 65 EF FNDP 195/1599 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3230462 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 219/224 96/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 15561238 m, 73764 m/sec, 19657386 t fired, .
[[35mlola[0m][.] 56 EF FNDP 219/1584 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1187766 attempts, .
[[35mlola[0m][.] 60 EF FNDP 219/1584 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1183679 attempts, .
[[35mlola[0m][.] 65 EF FNDP 200/1594 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3312942 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 224/224 99/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 15931707 m, 74093 m/sec, 20074561 t fired, .
[[35mlola[0m][.] 56 EF FNDP 224/1579 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1214950 attempts, .
[[35mlola[0m][.] 60 EF FNDP 224/1579 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1211047 attempts, .
[[35mlola[0m][.] 65 EF FNDP 205/1589 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3395367 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 229/1574 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1242097 attempts, .
[[35mlola[0m][.] 60 EF FNDP 229/1574 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1238312 attempts, .
[[35mlola[0m][.] 65 EF FNDP 210/1584 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3478525 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 5/240 3/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 386532 m, 77306 m/sec, 474306 t fired, .
[[35mlola[0m][.] 56 EF FNDP 234/1569 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1269181 attempts, .
[[35mlola[0m][.] 60 EF FNDP 234/1569 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1265433 attempts, .
[[35mlola[0m][.] 65 EF FNDP 215/1579 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3561511 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 10/240 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 757288 m, 74151 m/sec, 951465 t fired, .
[[35mlola[0m][.] 56 EF FNDP 239/1564 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1296196 attempts, .
[[35mlola[0m][.] 60 EF FNDP 239/1564 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1292769 attempts, .
[[35mlola[0m][.] 65 EF FNDP 220/1574 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3644387 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 15/240 8/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 1137446 m, 76031 m/sec, 1405366 t fired, .
[[35mlola[0m][.] 56 EF FNDP 244/1559 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1323374 attempts, .
[[35mlola[0m][.] 60 EF FNDP 244/1559 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1320058 attempts, .
[[35mlola[0m][.] 65 EF FNDP 225/1569 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3727262 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 20/240 10/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 1500842 m, 72679 m/sec, 1881746 t fired, .
[[35mlola[0m][.] 56 EF FNDP 249/1554 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1350494 attempts, .
[[35mlola[0m][.] 60 EF FNDP 249/1554 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1347339 attempts, .
[[35mlola[0m][.] 65 EF FNDP 230/1564 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3810367 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 25/240 12/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 1880747 m, 75981 m/sec, 2338190 t fired, .
[[35mlola[0m][.] 56 EF FNDP 254/1549 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1377563 attempts, .
[[35mlola[0m][.] 60 EF FNDP 254/1549 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1374672 attempts, .
[[35mlola[0m][.] 65 EF FNDP 235/1559 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3893497 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 30/240 15/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 2253212 m, 74493 m/sec, 2795734 t fired, .
[[35mlola[0m][.] 56 EF FNDP 259/1544 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1404805 attempts, .
[[35mlola[0m][.] 60 EF FNDP 259/1544 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1401834 attempts, .
[[35mlola[0m][.] 65 EF FNDP 240/1554 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3976264 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 35/240 17/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 2619266 m, 73210 m/sec, 3253230 t fired, .
[[35mlola[0m][.] 56 EF FNDP 264/1539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1431962 attempts, .
[[35mlola[0m][.] 60 EF FNDP 264/1539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1429064 attempts, .
[[35mlola[0m][.] 65 EF FNDP 245/1549 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4058804 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 40/240 19/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 2972555 m, 70657 m/sec, 3743977 t fired, .
[[35mlola[0m][.] 56 EF FNDP 269/1534 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1459142 attempts, .
[[35mlola[0m][.] 60 EF FNDP 269/1534 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1456265 attempts, .
[[35mlola[0m][.] 65 EF FNDP 250/1544 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4141585 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 45/240 21/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 3349599 m, 75408 m/sec, 4197772 t fired, .
[[35mlola[0m][.] 56 EF FNDP 274/1529 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1486312 attempts, .
[[35mlola[0m][.] 60 EF FNDP 274/1529 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1483747 attempts, .
[[35mlola[0m][.] 65 EF FNDP 255/1539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4224451 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 50/240 24/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 3724965 m, 75073 m/sec, 4657500 t fired, .
[[35mlola[0m][.] 56 EF FNDP 279/1524 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1513465 attempts, .
[[35mlola[0m][.] 60 EF FNDP 279/1524 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1510984 attempts, .
[[35mlola[0m][.] 65 EF FNDP 260/1534 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4307755 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 55/240 26/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 4097879 m, 74582 m/sec, 5096917 t fired, .
[[35mlola[0m][.] 56 EF FNDP 284/1519 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1540640 attempts, .
[[35mlola[0m][.] 60 EF FNDP 284/1519 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1538264 attempts, .
[[35mlola[0m][.] 65 EF FNDP 265/1529 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4390194 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 60/240 28/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 4463565 m, 73137 m/sec, 5547570 t fired, .
[[35mlola[0m][.] 56 EF FNDP 289/1514 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1567716 attempts, .
[[35mlola[0m][.] 60 EF FNDP 289/1514 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1565668 attempts, .
[[35mlola[0m][.] 65 EF FNDP 270/1524 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4472574 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 65/240 30/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 4822224 m, 71731 m/sec, 6013255 t fired, .
[[35mlola[0m][.] 56 EF FNDP 294/1509 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1594989 attempts, .
[[35mlola[0m][.] 60 EF FNDP 294/1509 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1592915 attempts, .
[[35mlola[0m][.] 65 EF FNDP 275/1519 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4555422 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 70/240 32/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 5173455 m, 70246 m/sec, 6499510 t fired, .
[[35mlola[0m][.] 56 EF FNDP 299/1504 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1622154 attempts, .
[[35mlola[0m][.] 60 EF FNDP 299/1504 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1620064 attempts, .
[[35mlola[0m][.] 65 EF FNDP 280/1514 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4638671 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 75/240 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 5533749 m, 72058 m/sec, 6987899 t fired, .
[[35mlola[0m][.] 56 EF FNDP 304/1499 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1649223 attempts, .
[[35mlola[0m][.] 60 EF FNDP 304/1499 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1647177 attempts, .
[[35mlola[0m][.] 65 EF FNDP 285/1509 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4722520 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 80/240 37/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 5912646 m, 75779 m/sec, 7430872 t fired, .
[[35mlola[0m][.] 56 EF FNDP 309/1494 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1676447 attempts, .
[[35mlola[0m][.] 60 EF FNDP 309/1494 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1674127 attempts, .
[[35mlola[0m][.] 65 EF FNDP 290/1504 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4806151 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 85/240 40/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 6291565 m, 75783 m/sec, 7873634 t fired, .
[[35mlola[0m][.] 56 EF FNDP 314/1489 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1703599 attempts, .
[[35mlola[0m][.] 60 EF FNDP 314/1489 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1701227 attempts, .
[[35mlola[0m][.] 65 EF FNDP 295/1499 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4890036 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 90/240 43/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 6659857 m, 73658 m/sec, 8339785 t fired, .
[[35mlola[0m][.] 56 EF FNDP 319/1484 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1730586 attempts, .
[[35mlola[0m][.] 60 EF FNDP 319/1484 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1728089 attempts, .
[[35mlola[0m][.] 65 EF FNDP 300/1494 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4973709 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 95/240 45/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 7031693 m, 74367 m/sec, 8775896 t fired, .
[[35mlola[0m][.] 56 EF FNDP 324/1479 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1757761 attempts, .
[[35mlola[0m][.] 60 EF FNDP 324/1479 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1755067 attempts, .
[[35mlola[0m][.] 65 EF FNDP 305/1489 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5057261 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 100/240 47/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 7393615 m, 72384 m/sec, 9234941 t fired, .
[[35mlola[0m][.] 56 EF FNDP 329/1474 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1784961 attempts, .
[[35mlola[0m][.] 60 EF FNDP 329/1474 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1782266 attempts, .
[[35mlola[0m][.] 65 EF FNDP 310/1484 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5140289 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 105/240 49/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 7762973 m, 73871 m/sec, 9668210 t fired, .
[[35mlola[0m][.] 56 EF FNDP 334/1469 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1812109 attempts, .
[[35mlola[0m][.] 60 EF FNDP 334/1469 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1809433 attempts, .
[[35mlola[0m][.] 65 EF FNDP 315/1479 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5223410 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 110/240 50/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 8118633 m, 71132 m/sec, 10136240 t fired, .
[[35mlola[0m][.] 56 EF FNDP 339/1464 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1839285 attempts, .
[[35mlola[0m][.] 60 EF FNDP 339/1464 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1836659 attempts, .
[[35mlola[0m][.] 65 EF FNDP 320/1474 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5306764 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 115/240 52/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 8465839 m, 69441 m/sec, 10618022 t fired, .
[[35mlola[0m][.] 56 EF FNDP 344/1459 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1866535 attempts, .
[[35mlola[0m][.] 60 EF FNDP 344/1459 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1863740 attempts, .
[[35mlola[0m][.] 65 EF FNDP 325/1469 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5389660 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 120/240 54/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 8817326 m, 70297 m/sec, 11094939 t fired, .
[[35mlola[0m][.] 56 EF FNDP 349/1454 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1893871 attempts, .
[[35mlola[0m][.] 60 EF FNDP 349/1454 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1890760 attempts, .
[[35mlola[0m][.] 65 EF FNDP 330/1464 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5472974 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 125/240 57/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 9171754 m, 70885 m/sec, 11584199 t fired, .
[[35mlola[0m][.] 56 EF FNDP 354/1449 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1920948 attempts, .
[[35mlola[0m][.] 60 EF FNDP 354/1449 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1917975 attempts, .
[[35mlola[0m][.] 65 EF FNDP 335/1459 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5556269 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 130/240 59/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 9536540 m, 72957 m/sec, 12060929 t fired, .
[[35mlola[0m][.] 56 EF FNDP 359/1444 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1948141 attempts, .
[[35mlola[0m][.] 60 EF FNDP 359/1444 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1944963 attempts, .
[[35mlola[0m][.] 65 EF FNDP 340/1454 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5639388 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 135/240 62/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 9916763 m, 76044 m/sec, 12484304 t fired, .
[[35mlola[0m][.] 56 EF FNDP 364/1439 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 1975310 attempts, .
[[35mlola[0m][.] 60 EF FNDP 364/1439 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1972048 attempts, .
[[35mlola[0m][.] 65 EF FNDP 345/1449 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5722689 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 140/240 65/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 10292647 m, 75176 m/sec, 12923222 t fired, .
[[35mlola[0m][.] 56 EF FNDP 369/1434 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2002319 attempts, .
[[35mlola[0m][.] 60 EF FNDP 369/1434 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 1999378 attempts, .
[[35mlola[0m][.] 65 EF FNDP 350/1444 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5805835 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 145/240 67/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 10666824 m, 74835 m/sec, 13364823 t fired, .
[[35mlola[0m][.] 56 EF FNDP 374/1429 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2029619 attempts, .
[[35mlola[0m][.] 60 EF FNDP 374/1429 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2026605 attempts, .
[[35mlola[0m][.] 65 EF FNDP 355/1439 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5888862 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 150/240 70/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 11028289 m, 72293 m/sec, 13836357 t fired, .
[[35mlola[0m][.] 56 EF FNDP 379/1424 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2056733 attempts, .
[[35mlola[0m][.] 60 EF FNDP 379/1424 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2053636 attempts, .
[[35mlola[0m][.] 65 EF FNDP 360/1434 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 5972038 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 155/240 72/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 11397670 m, 73876 m/sec, 14270111 t fired, .
[[35mlola[0m][.] 56 EF FNDP 384/1419 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2083805 attempts, .
[[35mlola[0m][.] 60 EF FNDP 384/1419 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2080593 attempts, .
[[35mlola[0m][.] 65 EF FNDP 365/1429 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6055423 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 160/240 74/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 11766018 m, 73669 m/sec, 14709166 t fired, .
[[35mlola[0m][.] 56 EF FNDP 389/1414 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2110803 attempts, .
[[35mlola[0m][.] 60 EF FNDP 389/1414 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2107683 attempts, .
[[35mlola[0m][.] 65 EF FNDP 370/1424 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6139155 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 165/240 76/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 12122801 m, 71356 m/sec, 15172686 t fired, .
[[35mlola[0m][.] 56 EF FNDP 394/1409 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2137859 attempts, .
[[35mlola[0m][.] 60 EF FNDP 394/1409 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2134675 attempts, .
[[35mlola[0m][.] 65 EF FNDP 375/1419 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6222841 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 170/240 78/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 12490469 m, 73533 m/sec, 15604384 t fired, .
[[35mlola[0m][.] 56 EF FNDP 399/1404 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2164989 attempts, .
[[35mlola[0m][.] 60 EF FNDP 399/1404 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2161628 attempts, .
[[35mlola[0m][.] 65 EF FNDP 380/1414 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6306546 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 175/240 80/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 12857096 m, 73325 m/sec, 16040696 t fired, .
[[35mlola[0m][.] 56 EF FNDP 404/1399 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2191944 attempts, .
[[35mlola[0m][.] 60 EF FNDP 404/1399 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2188466 attempts, .
[[35mlola[0m][.] 65 EF FNDP 385/1409 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6390032 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 180/240 82/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 13206767 m, 69934 m/sec, 16516299 t fired, .
[[35mlola[0m][.] 56 EF FNDP 409/1394 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2219250 attempts, .
[[35mlola[0m][.] 60 EF FNDP 409/1394 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2215405 attempts, .
[[35mlola[0m][.] 65 EF FNDP 390/1404 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6473582 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 185/240 83/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 13556725 m, 69991 m/sec, 16982855 t fired, .
[[35mlola[0m][.] 56 EF FNDP 414/1389 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2246645 attempts, .
[[35mlola[0m][.] 60 EF FNDP 414/1389 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2242794 attempts, .
[[35mlola[0m][.] 65 EF FNDP 395/1399 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6556638 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 190/240 85/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 13897997 m, 68254 m/sec, 17478601 t fired, .
[[35mlola[0m][.] 56 EF FNDP 419/1384 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2273773 attempts, .
[[35mlola[0m][.] 60 EF FNDP 419/1384 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2269953 attempts, .
[[35mlola[0m][.] 65 EF FNDP 400/1394 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6639962 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 195/240 87/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 14250699 m, 70540 m/sec, 17949281 t fired, .
[[35mlola[0m][.] 56 EF FNDP 424/1379 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2301058 attempts, .
[[35mlola[0m][.] 60 EF FNDP 424/1379 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2297282 attempts, .
[[35mlola[0m][.] 65 EF FNDP 405/1389 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6723218 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 200/240 90/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 14597020 m, 69264 m/sec, 18447244 t fired, .
[[35mlola[0m][.] 56 EF FNDP 429/1374 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2328471 attempts, .
[[35mlola[0m][.] 60 EF FNDP 429/1374 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2324529 attempts, .
[[35mlola[0m][.] 65 EF FNDP 410/1384 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6806471 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 205/240 92/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 14962377 m, 73071 m/sec, 18913996 t fired, .
[[35mlola[0m][.] 56 EF FNDP 434/1369 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2355899 attempts, .
[[35mlola[0m][.] 60 EF FNDP 434/1369 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2351725 attempts, .
[[35mlola[0m][.] 65 EF FNDP 415/1379 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6889594 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 210/240 95/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 15324980 m, 72520 m/sec, 19398789 t fired, .
[[35mlola[0m][.] 56 EF FNDP 439/1364 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2383267 attempts, .
[[35mlola[0m][.] 60 EF FNDP 439/1364 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2378888 attempts, .
[[35mlola[0m][.] 65 EF FNDP 420/1374 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 6972785 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 215/240 97/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 15707020 m, 76408 m/sec, 19819127 t fired, .
[[35mlola[0m][.] 56 EF FNDP 444/1359 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2410332 attempts, .
[[35mlola[0m][.] 60 EF FNDP 444/1359 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2406005 attempts, .
[[35mlola[0m][.] 65 EF FNDP 425/1369 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7056290 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 220/240 100/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 16085467 m, 75689 m/sec, 20253461 t fired, .
[[35mlola[0m][.] 56 EF FNDP 449/1354 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2437530 attempts, .
[[35mlola[0m][.] 60 EF FNDP 449/1354 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2433117 attempts, .
[[35mlola[0m][.] 65 EF FNDP 430/1364 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7139591 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 225/240 103/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 16458841 m, 74674 m/sec, 20691088 t fired, .
[[35mlola[0m][.] 56 EF FNDP 454/1349 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2464697 attempts, .
[[35mlola[0m][.] 60 EF FNDP 454/1349 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2460314 attempts, .
[[35mlola[0m][.] 65 EF FNDP 435/1359 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7222483 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 230/240 106/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 16830648 m, 74361 m/sec, 21126965 t fired, .
[[35mlola[0m][.] 56 EF FNDP 459/1344 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2491655 attempts, .
[[35mlola[0m][.] 60 EF FNDP 459/1344 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2487492 attempts, .
[[35mlola[0m][.] 65 EF FNDP 440/1354 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7305096 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 235/240 108/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 17192524 m, 72375 m/sec, 21593740 t fired, .
[[35mlola[0m][.] 56 EF FNDP 464/1339 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2518733 attempts, .
[[35mlola[0m][.] 60 EF FNDP 464/1339 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2514854 attempts, .
[[35mlola[0m][.] 65 EF FNDP 445/1349 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7388040 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 240/240 110/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 17552015 m, 71898 m/sec, 22044128 t fired, .
[[35mlola[0m][.] 56 EF FNDP 469/1334 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2545999 attempts, .
[[35mlola[0m][.] 60 EF FNDP 469/1334 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2542427 attempts, .
[[35mlola[0m][.] 65 EF FNDP 450/1344 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7470517 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 474/1329 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2573157 attempts, .
[[35mlola[0m][.] 60 EF FNDP 474/1329 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2569521 attempts, .
[[35mlola[0m][.] 65 EF FNDP 455/1339 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7553407 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1791
[[35mlola[0m][I] fired transitions : 4654
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 260 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/260 2/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 228566 m, 45713 m/sec, 763669 t fired, .
[[35mlola[0m][.] 56 EF FNDP 479/1324 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2600204 attempts, .
[[35mlola[0m][.] 60 EF FNDP 479/1324 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2596449 attempts, .
[[35mlola[0m][.] 65 EF FNDP 460/1334 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7637086 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/260 3/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 456443 m, 45575 m/sec, 1530510 t fired, .
[[35mlola[0m][.] 56 EF FNDP 484/1319 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2627244 attempts, .
[[35mlola[0m][.] 60 EF FNDP 484/1319 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2623377 attempts, .
[[35mlola[0m][.] 65 EF FNDP 465/1329 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7720607 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 15/260 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 679989 m, 44709 m/sec, 2289263 t fired, .
[[35mlola[0m][.] 56 EF FNDP 489/1314 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2654371 attempts, .
[[35mlola[0m][.] 60 EF FNDP 489/1314 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2650461 attempts, .
[[35mlola[0m][.] 65 EF FNDP 470/1324 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7804127 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 20/260 6/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 909438 m, 45889 m/sec, 3052725 t fired, .
[[35mlola[0m][.] 56 EF FNDP 494/1309 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2681477 attempts, .
[[35mlola[0m][.] 60 EF FNDP 494/1309 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2677429 attempts, .
[[35mlola[0m][.] 65 EF FNDP 475/1319 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7887717 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 25/260 8/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1135557 m, 45223 m/sec, 3809975 t fired, .
[[35mlola[0m][.] 56 EF FNDP 499/1304 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2708480 attempts, .
[[35mlola[0m][.] 60 EF FNDP 499/1304 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2704404 attempts, .
[[35mlola[0m][.] 65 EF FNDP 480/1314 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 7971326 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 30/260 9/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1359044 m, 44697 m/sec, 4563271 t fired, .
[[35mlola[0m][.] 56 EF FNDP 504/1299 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2735518 attempts, .
[[35mlola[0m][.] 60 EF FNDP 504/1299 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2731159 attempts, .
[[35mlola[0m][.] 65 EF FNDP 485/1309 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8054934 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 35/260 10/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1574898 m, 43170 m/sec, 5316731 t fired, .
[[35mlola[0m][.] 56 EF FNDP 509/1294 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2762987 attempts, .
[[35mlola[0m][.] 60 EF FNDP 509/1294 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2757893 attempts, .
[[35mlola[0m][.] 65 EF FNDP 490/1304 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8138477 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 40/260 12/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1801869 m, 45394 m/sec, 6061013 t fired, .
[[35mlola[0m][.] 56 EF FNDP 514/1289 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2790645 attempts, .
[[35mlola[0m][.] 60 EF FNDP 514/1289 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2784806 attempts, .
[[35mlola[0m][.] 65 EF FNDP 495/1299 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8222214 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 45/260 13/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2024135 m, 44453 m/sec, 6805312 t fired, .
[[35mlola[0m][.] 56 EF FNDP 519/1284 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2818164 attempts, .
[[35mlola[0m][.] 60 EF FNDP 519/1284 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2811765 attempts, .
[[35mlola[0m][.] 65 EF FNDP 500/1294 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8306082 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 50/260 15/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2245265 m, 44226 m/sec, 7536381 t fired, .
[[35mlola[0m][.] 56 EF FNDP 524/1279 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2845818 attempts, .
[[35mlola[0m][.] 60 EF FNDP 524/1279 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2838562 attempts, .
[[35mlola[0m][.] 65 EF FNDP 505/1289 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8390086 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 55/260 16/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2464996 m, 43946 m/sec, 8265425 t fired, .
[[35mlola[0m][.] 56 EF FNDP 529/1274 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2873413 attempts, .
[[35mlola[0m][.] 60 EF FNDP 529/1274 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2865445 attempts, .
[[35mlola[0m][.] 65 EF FNDP 510/1284 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8474093 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 60/260 17/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2678925 m, 42785 m/sec, 9001002 t fired, .
[[35mlola[0m][.] 56 EF FNDP 534/1269 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2901142 attempts, .
[[35mlola[0m][.] 60 EF FNDP 534/1269 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2892279 attempts, .
[[35mlola[0m][.] 65 EF FNDP 515/1279 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8558124 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 65/260 18/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2892453 m, 42705 m/sec, 9749411 t fired, .
[[35mlola[0m][.] 56 EF FNDP 539/1264 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2928489 attempts, .
[[35mlola[0m][.] 60 EF FNDP 539/1264 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2919293 attempts, .
[[35mlola[0m][.] 65 EF FNDP 520/1274 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8641746 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 70/260 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3112708 m, 44051 m/sec, 10520426 t fired, .
[[35mlola[0m][.] 56 EF FNDP 544/1259 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2955461 attempts, .
[[35mlola[0m][.] 60 EF FNDP 544/1259 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2946222 attempts, .
[[35mlola[0m][.] 65 EF FNDP 525/1269 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8725166 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 75/260 21/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3344809 m, 46420 m/sec, 11263373 t fired, .
[[35mlola[0m][.] 56 EF FNDP 549/1254 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 2982452 attempts, .
[[35mlola[0m][.] 60 EF FNDP 549/1254 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 2973168 attempts, .
[[35mlola[0m][.] 65 EF FNDP 530/1264 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8808599 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 80/260 23/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3573494 m, 45737 m/sec, 12011506 t fired, .
[[35mlola[0m][.] 56 EF FNDP 554/1249 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3009701 attempts, .
[[35mlola[0m][.] 60 EF FNDP 554/1249 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3000060 attempts, .
[[35mlola[0m][.] 65 EF FNDP 535/1259 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8891979 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 85/260 25/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3795526 m, 44406 m/sec, 12764966 t fired, .
[[35mlola[0m][.] 56 EF FNDP 559/1244 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3036937 attempts, .
[[35mlola[0m][.] 60 EF FNDP 559/1244 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3027169 attempts, .
[[35mlola[0m][.] 65 EF FNDP 540/1254 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 8974937 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 90/260 26/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4020519 m, 44998 m/sec, 13502890 t fired, .
[[35mlola[0m][.] 56 EF FNDP 564/1239 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3064272 attempts, .
[[35mlola[0m][.] 60 EF FNDP 564/1239 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3054276 attempts, .
[[35mlola[0m][.] 65 EF FNDP 545/1249 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9058136 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 95/260 27/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4240622 m, 44020 m/sec, 14249184 t fired, .
[[35mlola[0m][.] 56 EF FNDP 569/1234 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3091417 attempts, .
[[35mlola[0m][.] 60 EF FNDP 569/1234 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3081245 attempts, .
[[35mlola[0m][.] 65 EF FNDP 550/1244 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9141421 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 100/260 28/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4464756 m, 44826 m/sec, 14984443 t fired, .
[[35mlola[0m][.] 56 EF FNDP 574/1229 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3118379 attempts, .
[[35mlola[0m][.] 60 EF FNDP 574/1229 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3108284 attempts, .
[[35mlola[0m][.] 65 EF FNDP 555/1239 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9225208 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 105/260 29/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4683970 m, 43842 m/sec, 15729151 t fired, .
[[35mlola[0m][.] 56 EF FNDP 579/1224 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3145325 attempts, .
[[35mlola[0m][.] 60 EF FNDP 579/1224 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3135328 attempts, .
[[35mlola[0m][.] 65 EF FNDP 560/1234 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9308876 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 110/260 30/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4900312 m, 43268 m/sec, 16472684 t fired, .
[[35mlola[0m][.] 56 EF FNDP 584/1219 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3172438 attempts, .
[[35mlola[0m][.] 60 EF FNDP 584/1219 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3162129 attempts, .
[[35mlola[0m][.] 65 EF FNDP 565/1229 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9392406 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 115/260 32/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5109855 m, 41908 m/sec, 17213084 t fired, .
[[35mlola[0m][.] 56 EF FNDP 589/1214 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3199534 attempts, .
[[35mlola[0m][.] 60 EF FNDP 589/1214 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3189481 attempts, .
[[35mlola[0m][.] 65 EF FNDP 570/1224 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9476448 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 120/260 33/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5321258 m, 42280 m/sec, 17957965 t fired, .
[[35mlola[0m][.] 56 EF FNDP 594/1209 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3226602 attempts, .
[[35mlola[0m][.] 60 EF FNDP 594/1209 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3217217 attempts, .
[[35mlola[0m][.] 65 EF FNDP 575/1219 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9560447 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 125/260 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5540856 m, 43919 m/sec, 18707412 t fired, .
[[35mlola[0m][.] 56 EF FNDP 599/1204 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3253845 attempts, .
[[35mlola[0m][.] 60 EF FNDP 599/1204 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3244712 attempts, .
[[35mlola[0m][.] 65 EF FNDP 580/1214 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9644483 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 130/260 36/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5766679 m, 45164 m/sec, 19444935 t fired, .
[[35mlola[0m][.] 56 EF FNDP 604/1199 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3280960 attempts, .
[[35mlola[0m][.] 60 EF FNDP 604/1199 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3272354 attempts, .
[[35mlola[0m][.] 65 EF FNDP 585/1209 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9728117 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 135/260 38/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5992540 m, 45172 m/sec, 20178104 t fired, .
[[35mlola[0m][.] 56 EF FNDP 609/1194 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3308243 attempts, .
[[35mlola[0m][.] 60 EF FNDP 609/1194 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3299604 attempts, .
[[35mlola[0m][.] 65 EF FNDP 590/1204 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9812046 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 140/260 39/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6216763 m, 44844 m/sec, 20913231 t fired, .
[[35mlola[0m][.] 56 EF FNDP 614/1189 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3335613 attempts, .
[[35mlola[0m][.] 60 EF FNDP 614/1189 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3326932 attempts, .
[[35mlola[0m][.] 65 EF FNDP 595/1199 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9895852 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 145/260 41/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6438403 m, 44328 m/sec, 21649113 t fired, .
[[35mlola[0m][.] 56 EF FNDP 619/1184 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3363077 attempts, .
[[35mlola[0m][.] 60 EF FNDP 619/1184 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3354213 attempts, .
[[35mlola[0m][.] 65 EF FNDP 600/1194 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 9979710 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 150/260 43/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6654712 m, 43261 m/sec, 22384542 t fired, .
[[35mlola[0m][.] 56 EF FNDP 624/1179 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3390386 attempts, .
[[35mlola[0m][.] 60 EF FNDP 624/1179 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3381753 attempts, .
[[35mlola[0m][.] 65 EF FNDP 605/1189 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10063348 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 155/260 44/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6874992 m, 44056 m/sec, 23106749 t fired, .
[[35mlola[0m][.] 56 EF FNDP 629/1174 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3417681 attempts, .
[[35mlola[0m][.] 60 EF FNDP 629/1174 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3409155 attempts, .
[[35mlola[0m][.] 65 EF FNDP 610/1184 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10147351 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 160/260 45/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7094509 m, 43903 m/sec, 23826793 t fired, .
[[35mlola[0m][.] 56 EF FNDP 634/1169 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3444847 attempts, .
[[35mlola[0m][.] 60 EF FNDP 634/1169 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3436598 attempts, .
[[35mlola[0m][.] 65 EF FNDP 615/1179 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10231629 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 165/260 46/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7305964 m, 42291 m/sec, 24558888 t fired, .
[[35mlola[0m][.] 56 EF FNDP 639/1164 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3471965 attempts, .
[[35mlola[0m][.] 60 EF FNDP 639/1164 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3464110 attempts, .
[[35mlola[0m][.] 65 EF FNDP 620/1174 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10315311 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 170/260 47/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7525451 m, 43897 m/sec, 25277798 t fired, .
[[35mlola[0m][.] 56 EF FNDP 644/1159 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3499171 attempts, .
[[35mlola[0m][.] 60 EF FNDP 644/1159 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3491646 attempts, .
[[35mlola[0m][.] 65 EF FNDP 625/1169 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10398936 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 175/260 49/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7744444 m, 43798 m/sec, 25995396 t fired, .
[[35mlola[0m][.] 56 EF FNDP 649/1154 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3526484 attempts, .
[[35mlola[0m][.] 60 EF FNDP 649/1154 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3519245 attempts, .
[[35mlola[0m][.] 65 EF FNDP 630/1164 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10482706 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 180/260 50/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7957987 m, 42708 m/sec, 26716945 t fired, .
[[35mlola[0m][.] 56 EF FNDP 654/1149 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3553836 attempts, .
[[35mlola[0m][.] 60 EF FNDP 654/1149 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3546869 attempts, .
[[35mlola[0m][.] 65 EF FNDP 635/1159 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10566357 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 185/260 51/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8168463 m, 42095 m/sec, 27447937 t fired, .
[[35mlola[0m][.] 56 EF FNDP 659/1144 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3581044 attempts, .
[[35mlola[0m][.] 60 EF FNDP 659/1144 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3574361 attempts, .
[[35mlola[0m][.] 65 EF FNDP 640/1154 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10650041 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 190/260 51/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8379911 m, 42289 m/sec, 28174679 t fired, .
[[35mlola[0m][.] 56 EF FNDP 664/1139 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3608206 attempts, .
[[35mlola[0m][.] 60 EF FNDP 664/1139 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3601812 attempts, .
[[35mlola[0m][.] 65 EF FNDP 645/1149 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10733516 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 195/260 52/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8585911 m, 41200 m/sec, 28912431 t fired, .
[[35mlola[0m][.] 56 EF FNDP 669/1134 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3635509 attempts, .
[[35mlola[0m][.] 60 EF FNDP 669/1134 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3629363 attempts, .
[[35mlola[0m][.] 65 EF FNDP 650/1144 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10817235 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 200/260 54/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8798788 m, 42575 m/sec, 29645090 t fired, .
[[35mlola[0m][.] 56 EF FNDP 674/1129 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3662449 attempts, .
[[35mlola[0m][.] 60 EF FNDP 674/1129 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3656804 attempts, .
[[35mlola[0m][.] 65 EF FNDP 655/1139 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10900848 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 205/260 55/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 9009137 m, 42069 m/sec, 30396868 t fired, .
[[35mlola[0m][.] 56 EF FNDP 679/1124 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3689647 attempts, .
[[35mlola[0m][.] 60 EF FNDP 679/1124 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3684237 attempts, .
[[35mlola[0m][.] 65 EF FNDP 660/1134 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 10984092 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 210/260 57/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 9230056 m, 44183 m/sec, 31145098 t fired, .
[[35mlola[0m][.] 56 EF FNDP 684/1119 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3716799 attempts, .
[[35mlola[0m][.] 60 EF FNDP 684/1119 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3711705 attempts, .
[[35mlola[0m][.] 65 EF FNDP 665/1129 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11067521 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 215/260 59/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 9445777 m, 43144 m/sec, 31902836 t fired, .
[[35mlola[0m][.] 56 EF FNDP 689/1114 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3743968 attempts, .
[[35mlola[0m][.] 60 EF FNDP 689/1114 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3739267 attempts, .
[[35mlola[0m][.] 65 EF FNDP 670/1124 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11150749 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 220/260 60/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 9675434 m, 45931 m/sec, 32632464 t fired, .
[[35mlola[0m][.] 56 EF FNDP 694/1109 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3771187 attempts, .
[[35mlola[0m][.] 60 EF FNDP 694/1109 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3766906 attempts, .
[[35mlola[0m][.] 65 EF FNDP 675/1119 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11234277 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 225/260 62/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 9904518 m, 45816 m/sec, 33365501 t fired, .
[[35mlola[0m][.] 56 EF FNDP 699/1104 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3798397 attempts, .
[[35mlola[0m][.] 60 EF FNDP 699/1104 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3794276 attempts, .
[[35mlola[0m][.] 65 EF FNDP 680/1114 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11317772 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 230/260 64/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 10129950 m, 45086 m/sec, 34104550 t fired, .
[[35mlola[0m][.] 56 EF FNDP 704/1099 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3825736 attempts, .
[[35mlola[0m][.] 60 EF FNDP 704/1099 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3821724 attempts, .
[[35mlola[0m][.] 65 EF FNDP 685/1109 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11401306 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 235/260 65/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 10355331 m, 45076 m/sec, 34840684 t fired, .
[[35mlola[0m][.] 56 EF FNDP 709/1094 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3852868 attempts, .
[[35mlola[0m][.] 60 EF FNDP 709/1094 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3849313 attempts, .
[[35mlola[0m][.] 65 EF FNDP 690/1104 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11484997 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 240/260 67/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 10579555 m, 44844 m/sec, 35573827 t fired, .
[[35mlola[0m][.] 56 EF FNDP 714/1089 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3880075 attempts, .
[[35mlola[0m][.] 60 EF FNDP 714/1089 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3876635 attempts, .
[[35mlola[0m][.] 65 EF FNDP 695/1099 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11568410 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 245/260 68/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 10796571 m, 43403 m/sec, 36316501 t fired, .
[[35mlola[0m][.] 56 EF FNDP 719/1084 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3907447 attempts, .
[[35mlola[0m][.] 60 EF FNDP 719/1084 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3904215 attempts, .
[[35mlola[0m][.] 65 EF FNDP 700/1094 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11652931 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 250/260 70/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 11012782 m, 43242 m/sec, 37049503 t fired, .
[[35mlola[0m][.] 56 EF FNDP 724/1079 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3934362 attempts, .
[[35mlola[0m][.] 60 EF FNDP 724/1079 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3932814 attempts, .
[[35mlola[0m][.] 65 EF FNDP 705/1089 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11740595 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 255/260 71/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 11233175 m, 44078 m/sec, 37772737 t fired, .
[[35mlola[0m][.] 56 EF FNDP 729/1074 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3961513 attempts, .
[[35mlola[0m][.] 60 EF FNDP 729/1074 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3961398 attempts, .
[[35mlola[0m][.] 65 EF FNDP 710/1084 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11828532 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 260/260 72/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 11452876 m, 43940 m/sec, 38493974 t fired, .
[[35mlola[0m][.] 56 EF FNDP 734/1069 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 3988835 attempts, .
[[35mlola[0m][.] 60 EF FNDP 734/1069 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 3990130 attempts, .
[[35mlola[0m][.] 65 EF FNDP 715/1079 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 11916619 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF FNDP 739/1064 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4016158 attempts, .
[[35mlola[0m][.] 60 EF FNDP 739/1064 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4018905 attempts, .
[[35mlola[0m][.] 65 EF FNDP 720/1074 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12004588 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 5/259 2/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 170260 m, 34052 m/sec, 376872 t fired, .
[[35mlola[0m][.] 56 EF FNDP 744/1059 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4043132 attempts, .
[[35mlola[0m][.] 60 EF FNDP 744/1059 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4047525 attempts, .
[[35mlola[0m][.] 65 EF FNDP 725/1069 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12092209 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 10/259 3/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 341157 m, 34179 m/sec, 763192 t fired, .
[[35mlola[0m][.] 56 EF FNDP 749/1054 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4070195 attempts, .
[[35mlola[0m][.] 60 EF FNDP 749/1054 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4076124 attempts, .
[[35mlola[0m][.] 65 EF FNDP 730/1064 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12176071 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 15/259 4/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 515910 m, 34950 m/sec, 1148333 t fired, .
[[35mlola[0m][.] 56 EF FNDP 754/1049 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4097584 attempts, .
[[35mlola[0m][.] 60 EF FNDP 754/1049 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4104820 attempts, .
[[35mlola[0m][.] 65 EF FNDP 735/1059 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12259093 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 20/259 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 686035 m, 34025 m/sec, 1539302 t fired, .
[[35mlola[0m][.] 56 EF FNDP 759/1044 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4124888 attempts, .
[[35mlola[0m][.] 60 EF FNDP 759/1044 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4133309 attempts, .
[[35mlola[0m][.] 65 EF FNDP 740/1054 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12339969 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 25/259 6/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 862850 m, 35363 m/sec, 1933268 t fired, .
[[35mlola[0m][.] 56 EF FNDP 764/1039 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4152346 attempts, .
[[35mlola[0m][.] 60 EF FNDP 764/1039 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4161812 attempts, .
[[35mlola[0m][.] 65 EF FNDP 745/1049 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12422554 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 30/259 7/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1039769 m, 35383 m/sec, 2325082 t fired, .
[[35mlola[0m][.] 56 EF FNDP 769/1034 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4179808 attempts, .
[[35mlola[0m][.] 60 EF FNDP 769/1034 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4190511 attempts, .
[[35mlola[0m][.] 65 EF FNDP 750/1044 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12504927 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 35/259 8/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1215206 m, 35087 m/sec, 2713015 t fired, .
[[35mlola[0m][.] 56 EF FNDP 774/1029 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4207303 attempts, .
[[35mlola[0m][.] 60 EF FNDP 774/1029 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4218719 attempts, .
[[35mlola[0m][.] 65 EF FNDP 755/1039 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12587881 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 40/259 9/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1388098 m, 34578 m/sec, 3110264 t fired, .
[[35mlola[0m][.] 56 EF FNDP 779/1024 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4234693 attempts, .
[[35mlola[0m][.] 60 EF FNDP 779/1024 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4247263 attempts, .
[[35mlola[0m][.] 65 EF FNDP 760/1034 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12670717 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 45/259 10/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1550745 m, 32529 m/sec, 3499312 t fired, .
[[35mlola[0m][.] 56 EF FNDP 784/1019 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4261472 attempts, .
[[35mlola[0m][.] 60 EF FNDP 784/1019 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4276088 attempts, .
[[35mlola[0m][.] 65 EF FNDP 765/1029 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12751891 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 50/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1718831 m, 33617 m/sec, 3868849 t fired, .
[[35mlola[0m][.] 56 EF FNDP 789/1014 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4288506 attempts, .
[[35mlola[0m][.] 60 EF FNDP 789/1014 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4304650 attempts, .
[[35mlola[0m][.] 65 EF FNDP 770/1024 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12837192 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 55/259 13/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 1889989 m, 34231 m/sec, 4238715 t fired, .
[[35mlola[0m][.] 56 EF FNDP 794/1009 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4316491 attempts, .
[[35mlola[0m][.] 60 EF FNDP 794/1009 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4332110 attempts, .
[[35mlola[0m][.] 65 EF FNDP 775/1019 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12917024 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 60/259 14/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2063505 m, 34703 m/sec, 4630582 t fired, .
[[35mlola[0m][.] 56 EF FNDP 799/1004 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4343818 attempts, .
[[35mlola[0m][.] 60 EF FNDP 799/1004 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4360670 attempts, .
[[35mlola[0m][.] 65 EF FNDP 780/1014 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 12999833 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 65/259 15/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2237909 m, 34880 m/sec, 5013017 t fired, .
[[35mlola[0m][.] 56 EF FNDP 804/999 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4371264 attempts, .
[[35mlola[0m][.] 60 EF FNDP 804/999 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4389303 attempts, .
[[35mlola[0m][.] 65 EF FNDP 785/1009 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13082396 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 70/259 16/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2405846 m, 33587 m/sec, 5386508 t fired, .
[[35mlola[0m][.] 56 EF FNDP 809/994 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4397697 attempts, .
[[35mlola[0m][.] 60 EF FNDP 809/994 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4417420 attempts, .
[[35mlola[0m][.] 65 EF FNDP 790/1004 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13165586 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 75/259 16/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2574924 m, 33815 m/sec, 5768911 t fired, .
[[35mlola[0m][.] 56 EF FNDP 814/989 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4424974 attempts, .
[[35mlola[0m][.] 60 EF FNDP 814/989 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4445611 attempts, .
[[35mlola[0m][.] 65 EF FNDP 795/999 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13248423 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 80/259 17/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2743509 m, 33717 m/sec, 6171573 t fired, .
[[35mlola[0m][.] 56 EF FNDP 819/984 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4452123 attempts, .
[[35mlola[0m][.] 60 EF FNDP 819/984 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4474246 attempts, .
[[35mlola[0m][.] 65 EF FNDP 800/994 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13331217 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 85/259 18/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 2913453 m, 33988 m/sec, 6575532 t fired, .
[[35mlola[0m][.] 56 EF FNDP 824/979 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4479504 attempts, .
[[35mlola[0m][.] 60 EF FNDP 824/979 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4502902 attempts, .
[[35mlola[0m][.] 65 EF FNDP 805/989 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13413694 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 90/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3085773 m, 34464 m/sec, 6977610 t fired, .
[[35mlola[0m][.] 56 EF FNDP 829/974 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4506677 attempts, .
[[35mlola[0m][.] 60 EF FNDP 829/974 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4531378 attempts, .
[[35mlola[0m][.] 65 EF FNDP 810/984 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13496061 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 95/259 21/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3262397 m, 35324 m/sec, 7359398 t fired, .
[[35mlola[0m][.] 56 EF FNDP 834/969 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4533715 attempts, .
[[35mlola[0m][.] 60 EF FNDP 834/969 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4559742 attempts, .
[[35mlola[0m][.] 65 EF FNDP 815/979 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13577794 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 100/259 22/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3439831 m, 35486 m/sec, 7742786 t fired, .
[[35mlola[0m][.] 56 EF FNDP 839/964 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4560758 attempts, .
[[35mlola[0m][.] 60 EF FNDP 839/964 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4588374 attempts, .
[[35mlola[0m][.] 65 EF FNDP 820/974 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13659860 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 105/259 23/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3616840 m, 35401 m/sec, 8126502 t fired, .
[[35mlola[0m][.] 56 EF FNDP 844/959 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4588151 attempts, .
[[35mlola[0m][.] 60 EF FNDP 844/959 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4617031 attempts, .
[[35mlola[0m][.] 65 EF FNDP 825/969 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13741834 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 110/259 25/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3788853 m, 34402 m/sec, 8523233 t fired, .
[[35mlola[0m][.] 56 EF FNDP 849/954 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4615601 attempts, .
[[35mlola[0m][.] 60 EF FNDP 849/954 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4645691 attempts, .
[[35mlola[0m][.] 65 EF FNDP 830/964 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13824462 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 115/259 26/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 3957705 m, 33770 m/sec, 8889906 t fired, .
[[35mlola[0m][.] 56 EF FNDP 854/949 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4642423 attempts, .
[[35mlola[0m][.] 60 EF FNDP 854/949 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4674064 attempts, .
[[35mlola[0m][.] 65 EF FNDP 835/959 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13907419 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 120/259 27/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4130395 m, 34538 m/sec, 9270919 t fired, .
[[35mlola[0m][.] 56 EF FNDP 859/944 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4669648 attempts, .
[[35mlola[0m][.] 60 EF FNDP 859/944 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4702611 attempts, .
[[35mlola[0m][.] 65 EF FNDP 840/954 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 13990436 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 125/259 27/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4302388 m, 34398 m/sec, 9660708 t fired, .
[[35mlola[0m][.] 56 EF FNDP 864/939 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4697061 attempts, .
[[35mlola[0m][.] 60 EF FNDP 864/939 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4731503 attempts, .
[[35mlola[0m][.] 65 EF FNDP 845/949 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14073014 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 130/259 28/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4473781 m, 34278 m/sec, 10033230 t fired, .
[[35mlola[0m][.] 56 EF FNDP 869/934 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4724137 attempts, .
[[35mlola[0m][.] 60 EF FNDP 869/934 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4760064 attempts, .
[[35mlola[0m][.] 65 EF FNDP 850/944 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14155943 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 135/259 29/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4645978 m, 34439 m/sec, 10421854 t fired, .
[[35mlola[0m][.] 56 EF FNDP 874/929 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4751433 attempts, .
[[35mlola[0m][.] 60 EF FNDP 874/929 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4788846 attempts, .
[[35mlola[0m][.] 65 EF FNDP 855/939 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14238963 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 140/259 30/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4814017 m, 33607 m/sec, 10816268 t fired, .
[[35mlola[0m][.] 56 EF FNDP 879/924 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4778638 attempts, .
[[35mlola[0m][.] 60 EF FNDP 879/924 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4817320 attempts, .
[[35mlola[0m][.] 65 EF FNDP 860/934 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14322473 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 145/259 31/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 4961309 m, 29458 m/sec, 11172403 t fired, .
[[35mlola[0m][.] 56 EF FNDP 884/919 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4806086 attempts, .
[[35mlola[0m][.] 60 EF FNDP 884/919 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4843046 attempts, .
[[35mlola[0m][.] 65 EF FNDP 865/929 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14405652 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 150/259 32/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5130051 m, 33748 m/sec, 11571974 t fired, .
[[35mlola[0m][.] 56 EF FNDP 889/914 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4833153 attempts, .
[[35mlola[0m][.] 60 EF FNDP 889/914 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4871587 attempts, .
[[35mlola[0m][.] 65 EF FNDP 870/924 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14488833 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 155/259 33/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5295192 m, 33028 m/sec, 11974939 t fired, .
[[35mlola[0m][.] 56 EF FNDP 894/909 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4859411 attempts, .
[[35mlola[0m][.] 60 EF FNDP 894/909 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4899822 attempts, .
[[35mlola[0m][.] 65 EF FNDP 875/919 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14568367 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 160/259 34/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5468007 m, 34563 m/sec, 12368088 t fired, .
[[35mlola[0m][.] 56 EF FNDP 899/904 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 4886798 attempts, .
[[35mlola[0m][.] 60 EF FNDP 899/904 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 4928436 attempts, .
[[35mlola[0m][.] 65 EF FNDP 880/914 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14651230 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 56 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][W] CANCELED task # 60 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 4 1 0 0 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 165/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5640211 m, 34440 m/sec, 12766695 t fired, .
[[35mlola[0m][.] 65 EF FNDP 885/909 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 14733829 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/EQUN) for 47 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 47 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 4914151
[[35mlola[0m][I] time used : 904
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 4956994
[[35mlola[0m][I] time used : 904
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1222
[[35mlola[0m][I] fired transitions : 1513
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 47 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2693 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2693 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 14734036
[[35mlola[0m][I] time used : 885
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2693 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 170/259 37/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5817133 m, 35384 m/sec, 13138668 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 5/2693 2/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 220539 m, -2246467 m/sec, 737528 t fired, .
[[35mlola[0m][.] 36 CTL EXCL 5/2693 3/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 348152 m, -3116711 m/sec, 429988 t fired, .
[[35mlola[0m][.] 42 CTL EXCL 5/207 3/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 348596 m, -3440683 m/sec, 430469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 175/259 38/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 5992204 m, 35014 m/sec, 13516181 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 10/2693 3/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 454500 m, 46792 m/sec, 1524104 t fired, .
[[35mlola[0m][.] 36 CTL EXCL 10/2693 5/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 704617 m, 71293 m/sec, 880378 t fired, .
[[35mlola[0m][.] 42 CTL EXCL 10/192 5/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 713985 m, 73077 m/sec, 893519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 180/259 39/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6166865 m, 34932 m/sec, 13894650 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 15/2693 5/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 686914 m, 46482 m/sec, 2313186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 185/259 40/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6343042 m, 35235 m/sec, 14276539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 190/259 42/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6516968 m, 34785 m/sec, 14681445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 195/259 43/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6690477 m, 34701 m/sec, 15066489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 200/259 44/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 6863536 m, 34611 m/sec, 15442270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 205/259 45/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7037714 m, 34835 m/sec, 15820586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 210/259 46/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7209616 m, 34380 m/sec, 16212220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 215/259 47/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7381041 m, 34285 m/sec, 16601417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 220/259 48/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7554222 m, 34636 m/sec, 16978193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 225/259 48/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7727577 m, 34671 m/sec, 17354584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 230/259 49/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 7899887 m, 34462 m/sec, 17738392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 235/259 50/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8068346 m, 33691 m/sec, 18137859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 240/259 51/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8236766 m, 33684 m/sec, 18530377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 245/259 51/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8405004 m, 33647 m/sec, 18927735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 250/259 52/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8571284 m, 33256 m/sec, 19338173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 255/259 54/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 8740940 m, 33931 m/sec, 19735557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 28 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2598 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/259 1/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 114814 m, 22962 m/sec, 755193 t fired, .
[[35mlola[0m][.] 31 CTL EXCL 5/2598 2/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 165435 m, -1715101 m/sec, 365246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/259 2/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 316099 m, 40257 m/sec, 1385792 t fired, .
[[35mlola[0m][.] 31 CTL EXCL 10/236 3/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 339588 m, 34830 m/sec, 759936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/259 3/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 385469 m, 13874 m/sec, 2277783 t fired, .
[[35mlola[0m][.] 31 CTL EXCL 15/236 4/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 508892 m, 33860 m/sec, 1131548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/259 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 758761 m, 74658 m/sec, 2771921 t fired, .
[[35mlola[0m][.] 31 CTL EXCL 20/236 4/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 653717 m, 28965 m/sec, 1462929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/259 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 758761 m, 0 m/sec, 3752520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/259 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 758761 m, 0 m/sec, 4730255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/259 7/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 948775 m, 38002 m/sec, 5466793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/259 9/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1328636 m, 75972 m/sec, 5937313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1610780 m, 56428 m/sec, 6524216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1610780 m, 0 m/sec, 7504967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1610780 m, 0 m/sec, 8477836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1610780 m, 0 m/sec, 9449682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1610780 m, 0 m/sec, 10436629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/259 11/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 1738962 m, 25636 m/sec, 11248136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/259 14/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 2126889 m, 77585 m/sec, 11715736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/259 16/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 2509015 m, 76425 m/sec, 12177743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/259 18/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 2873982 m, 72993 m/sec, 12678516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 47668 m/sec, 13354436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 14329510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 15297957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 16263333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 17223480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 18186649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 19155630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3112322 m, 0 m/sec, 20139097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/259 20/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3181534 m, 13842 m/sec, 21027822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/259 22/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3387089 m, 41111 m/sec, 21723374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/259 24/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 3771090 m, 76800 m/sec, 22194864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/259 27/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 4150996 m, 75981 m/sec, 22649669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/259 29/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 4529665 m, 75733 m/sec, 23105409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/259 30/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 4894901 m, 73047 m/sec, 23591072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/259 33/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5254424 m, 71904 m/sec, 24097932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 66256 m/sec, 24652755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 170/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 25620154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 175/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 26588160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 180/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 27556854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 185/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 28514123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 190/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 29473235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 195/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 30428425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 200/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 31379571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 205/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 32335848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 210/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 33290729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 215/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 34255394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 220/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 35225372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 225/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5585707 m, 0 m/sec, 36204879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 230/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5597950 m, 2448 m/sec, 37171444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 235/259 36/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5735447 m, 27499 m/sec, 37949535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 240/259 37/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 5888093 m, 30529 m/sec, 38709166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 245/259 40/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 6276194 m, 77620 m/sec, 39162287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 250/259 42/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 6636126 m, 71986 m/sec, 39619058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 255/259 45/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 7015602 m, 75895 m/sec, 40064061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2338 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/259 3/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 383315 m, 76663 m/sec, 470526 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 5/2338 1/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 116802 m, -1379760 m/sec, 765449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/259 5/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 753491 m, 74035 m/sec, 945384 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 10/233 2/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 316099 m, 39859 m/sec, 1489392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/259 8/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 1136147 m, 76531 m/sec, 1403542 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 15/233 3/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 413065 m, 19393 m/sec, 2309609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/259 10/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 1476291 m, 68028 m/sec, 1845240 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 20/233 5/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 758761 m, 69139 m/sec, 2833431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/259 12/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 1861829 m, 77107 m/sec, 2316449 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 25/233 5/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 758761 m, 0 m/sec, 3774704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/259 15/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 2243135 m, 76261 m/sec, 2782022 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 30/233 5/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 758761 m, 0 m/sec, 4739969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/259 17/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 2618414 m, 75055 m/sec, 3252149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/259 19/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 2985580 m, 73433 m/sec, 3760772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/259 22/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 3375976 m, 78079 m/sec, 4229230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/259 24/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 3761572 m, 77119 m/sec, 4702837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/259 27/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 4142919 m, 76269 m/sec, 5157863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/259 29/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 4520998 m, 75615 m/sec, 5613979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/259 30/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 4887910 m, 73382 m/sec, 6100671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/259 33/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 5247594 m, 71936 m/sec, 6606409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/259 35/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 5622255 m, 74932 m/sec, 7106941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/259 38/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 6014763 m, 78501 m/sec, 7551236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/259 41/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 6403975 m, 77842 m/sec, 8008484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/259 43/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 6781397 m, 75484 m/sec, 8483110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/259 45/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 7162081 m, 76136 m/sec, 8938128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/259 47/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 7536830 m, 74949 m/sec, 9403341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/259 49/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 7915072 m, 75648 m/sec, 9858973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/259 51/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 8278318 m, 72649 m/sec, 10350204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/259 53/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 8636787 m, 71693 m/sec, 10855618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/259 55/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 8997465 m, 72135 m/sec, 11362535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/259 58/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 9373697 m, 75246 m/sec, 11850208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/259 61/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 9760458 m, 77352 m/sec, 12306102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/259 64/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 10150014 m, 77911 m/sec, 12757995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/259 66/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 10538193 m, 77635 m/sec, 13210855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/259 69/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 10912645 m, 74890 m/sec, 13701934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/259 71/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 11294211 m, 76313 m/sec, 14148733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/259 74/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 11674659 m, 76089 m/sec, 14595273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/259 76/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 12041982 m, 73464 m/sec, 15078547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/259 78/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 12420938 m, 75791 m/sec, 15522627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/259 80/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 12800106 m, 75833 m/sec, 15968447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/259 81/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 13161681 m, 72315 m/sec, 16457036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/259 83/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 13523847 m, 72433 m/sec, 16939586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/259 84/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 13875994 m, 70429 m/sec, 17449830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/259 87/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 14239877 m, 72776 m/sec, 17934746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/259 90/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 14596141 m, 71252 m/sec, 18446199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/259 92/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 14971829 m, 75137 m/sec, 18926123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/259 95/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 15345527 m, 74739 m/sec, 19420740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/259 98/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 15737783 m, 78451 m/sec, 19852369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/259 101/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 16126085 m, 77660 m/sec, 20300957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/259 103/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 16511271 m, 77037 m/sec, 20752613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/259 106/2000 SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03 16896343 m, 77014 m/sec, 21204249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-06: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-13: AG 0 1 0 0 5 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d2m18-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d2m18"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d2m18, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811900114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d2m18.tgz
mv SieveSingleMsgMbox-PT-d2m18 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;