About the Execution of LoLA for SieveSingleMsgMbox-PT-d1m36
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.235 | 3075555.00 | 10590637.00 | 12790.90 | FTTFTFFFFT??T?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811800074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d1m36, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811800074
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 828K
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 19:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Apr 12 19:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Apr 12 19:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 12 19:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 19 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 450K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717067540394
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717070615949
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,1036 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/FNDP) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/EQUN) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 9 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1450
[[35mlola[0m][I] fired transitions : 1777
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/EQUN) for 13 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 13 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 13 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 13 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 3 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 1 0 0 2
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EXEF SRCH 5/718 4/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 734873 m, 146974 m/sec, 888973 t fired, .
[[35mlola[0m][.] 68 EF STEQ 5/718 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 5/256 2/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 325524 m, 65104 m/sec, 431646 t fired, .
[[35mlola[0m][.] 73 EF FNDP 5/898 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 33158 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] CANCELED task # 66 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 10/713 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 10/256 4/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 803694 m, 95634 m/sec, 1063756 t fired, .
[[35mlola[0m][.] 73 EF FNDP 10/893 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 81090 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 87 (type SKEL/FNDP) for 48 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 15/889 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 15/256 6/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 1213800 m, 82021 m/sec, 1605318 t fired, .
[[35mlola[0m][.] 73 EF FNDP 15/889 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 127430 attempts, .
[[35mlola[0m][.] 87 EF FNDP 5/717 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 108284 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 20/884 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 20/256 8/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 1644016 m, 86043 m/sec, 2177493 t fired, .
[[35mlola[0m][.] 73 EF FNDP 20/884 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 171495 attempts, .
[[35mlola[0m][.] 87 EF FNDP 10/712 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 215900 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 25/879 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 25/256 10/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 2102476 m, 91692 m/sec, 2774406 t fired, .
[[35mlola[0m][.] 73 EF FNDP 25/879 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 217964 attempts, .
[[35mlola[0m][.] 87 EF FNDP 15/707 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 317573 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 30/874 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 30/256 12/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 2515857 m, 82676 m/sec, 3313033 t fired, .
[[35mlola[0m][.] 73 EF FNDP 30/874 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 267514 attempts, .
[[35mlola[0m][.] 87 EF FNDP 20/702 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 420473 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 35/869 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 35/256 14/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 2901764 m, 77181 m/sec, 3906757 t fired, .
[[35mlola[0m][.] 73 EF FNDP 35/869 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 315713 attempts, .
[[35mlola[0m][.] 87 EF FNDP 25/697 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 529977 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 40/864 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 40/256 16/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 3303870 m, 80421 m/sec, 4524152 t fired, .
[[35mlola[0m][.] 73 EF FNDP 40/864 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 361482 attempts, .
[[35mlola[0m][.] 87 EF FNDP 30/692 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 643764 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 45/859 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 45/256 18/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 3710551 m, 81336 m/sec, 5149154 t fired, .
[[35mlola[0m][.] 73 EF FNDP 45/859 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 409301 attempts, .
[[35mlola[0m][.] 87 EF FNDP 35/687 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 750841 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 50/854 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 50/256 20/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 4101168 m, 78123 m/sec, 5754628 t fired, .
[[35mlola[0m][.] 73 EF FNDP 50/854 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 455930 attempts, .
[[35mlola[0m][.] 87 EF FNDP 40/682 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 857589 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 55/849 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 55/256 22/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 4511878 m, 82142 m/sec, 6354263 t fired, .
[[35mlola[0m][.] 73 EF FNDP 55/849 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 504357 attempts, .
[[35mlola[0m][.] 87 EF FNDP 45/677 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 957595 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 60/844 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 60/256 24/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 4906069 m, 78838 m/sec, 6924643 t fired, .
[[35mlola[0m][.] 73 EF FNDP 60/844 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 560579 attempts, .
[[35mlola[0m][.] 87 EF FNDP 50/672 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1041336 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 65/839 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 65/256 25/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 5293817 m, 77549 m/sec, 7482345 t fired, .
[[35mlola[0m][.] 73 EF FNDP 65/839 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 609069 attempts, .
[[35mlola[0m][.] 87 EF FNDP 55/667 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1156744 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 70/834 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 70/256 27/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 5691061 m, 79448 m/sec, 7995879 t fired, .
[[35mlola[0m][.] 73 EF FNDP 70/834 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 655207 attempts, .
[[35mlola[0m][.] 87 EF FNDP 60/662 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1267171 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 75/829 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 75/256 29/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 6085654 m, 78918 m/sec, 8503007 t fired, .
[[35mlola[0m][.] 73 EF FNDP 75/829 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 709215 attempts, .
[[35mlola[0m][.] 87 EF FNDP 65/657 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1369392 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 80/824 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 80/256 31/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 6515328 m, 85934 m/sec, 9043386 t fired, .
[[35mlola[0m][.] 73 EF FNDP 80/824 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 755866 attempts, .
[[35mlola[0m][.] 87 EF FNDP 70/652 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1476920 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 85/819 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 85/256 33/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 6898971 m, 76728 m/sec, 9528624 t fired, .
[[35mlola[0m][.] 73 EF FNDP 85/819 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 808343 attempts, .
[[35mlola[0m][.] 87 EF FNDP 75/647 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1589158 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 90/814 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 90/256 35/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 7341169 m, 88439 m/sec, 10085077 t fired, .
[[35mlola[0m][.] 73 EF FNDP 90/814 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 860978 attempts, .
[[35mlola[0m][.] 87 EF FNDP 80/642 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1696036 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 95/809 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 95/256 37/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 7752183 m, 82202 m/sec, 10648226 t fired, .
[[35mlola[0m][.] 73 EF FNDP 95/809 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 909548 attempts, .
[[35mlola[0m][.] 87 EF FNDP 85/637 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1810263 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 100/804 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 100/256 39/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 8157052 m, 80973 m/sec, 11185824 t fired, .
[[35mlola[0m][.] 73 EF FNDP 100/804 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 953245 attempts, .
[[35mlola[0m][.] 87 EF FNDP 90/632 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1925765 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 105/799 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 105/256 40/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 8561994 m, 80988 m/sec, 11725176 t fired, .
[[35mlola[0m][.] 73 EF FNDP 105/799 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 997367 attempts, .
[[35mlola[0m][.] 87 EF FNDP 95/627 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2032839 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 110/794 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 110/256 42/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 8941721 m, 75945 m/sec, 12247727 t fired, .
[[35mlola[0m][.] 73 EF FNDP 110/794 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1048777 attempts, .
[[35mlola[0m][.] 87 EF FNDP 100/622 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2135545 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 115/789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 115/256 44/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 9335761 m, 78808 m/sec, 12822684 t fired, .
[[35mlola[0m][.] 73 EF FNDP 115/789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1092439 attempts, .
[[35mlola[0m][.] 87 EF FNDP 105/617 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2251746 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 120/784 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 120/256 46/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 9728846 m, 78617 m/sec, 13396602 t fired, .
[[35mlola[0m][.] 73 EF FNDP 120/784 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1145367 attempts, .
[[35mlola[0m][.] 87 EF FNDP 110/612 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2365891 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 125/779 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 125/256 48/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 10132097 m, 80650 m/sec, 13985714 t fired, .
[[35mlola[0m][.] 73 EF FNDP 125/779 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1196530 attempts, .
[[35mlola[0m][.] 87 EF FNDP 115/607 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2488041 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 130/774 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 130/256 50/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 10494182 m, 72417 m/sec, 14461489 t fired, .
[[35mlola[0m][.] 73 EF FNDP 130/774 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1246886 attempts, .
[[35mlola[0m][.] 87 EF FNDP 120/602 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2608948 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 135/769 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 135/256 52/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 10898768 m, 80917 m/sec, 14970139 t fired, .
[[35mlola[0m][.] 73 EF FNDP 135/769 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1287051 attempts, .
[[35mlola[0m][.] 87 EF FNDP 125/597 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2724717 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 140/764 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 140/256 53/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 11273792 m, 75004 m/sec, 15462917 t fired, .
[[35mlola[0m][.] 73 EF FNDP 140/764 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1335679 attempts, .
[[35mlola[0m][.] 87 EF FNDP 130/592 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2830512 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 145/759 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 145/256 55/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 11619078 m, 69057 m/sec, 15980598 t fired, .
[[35mlola[0m][.] 73 EF FNDP 145/759 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1376785 attempts, .
[[35mlola[0m][.] 87 EF FNDP 135/587 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2949495 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 150/754 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 150/256 57/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 11947171 m, 65618 m/sec, 16475846 t fired, .
[[35mlola[0m][.] 73 EF FNDP 150/754 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1426354 attempts, .
[[35mlola[0m][.] 87 EF FNDP 140/582 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3054202 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 155/749 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 155/256 58/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 12263288 m, 63223 m/sec, 16953269 t fired, .
[[35mlola[0m][.] 73 EF FNDP 155/749 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1480392 attempts, .
[[35mlola[0m][.] 87 EF FNDP 145/577 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3159952 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 160/744 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 160/256 60/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 12604984 m, 68339 m/sec, 17464233 t fired, .
[[35mlola[0m][.] 73 EF FNDP 160/744 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1518542 attempts, .
[[35mlola[0m][.] 87 EF FNDP 150/572 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3282791 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 165/739 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 165/256 61/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 12961158 m, 71234 m/sec, 17992200 t fired, .
[[35mlola[0m][.] 73 EF FNDP 165/739 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1561089 attempts, .
[[35mlola[0m][.] 87 EF FNDP 155/567 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3406152 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 170/734 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 170/256 63/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 13292436 m, 66255 m/sec, 18482300 t fired, .
[[35mlola[0m][.] 73 EF FNDP 170/734 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1605560 attempts, .
[[35mlola[0m][.] 87 EF FNDP 160/562 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3532325 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 175/729 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 175/256 65/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 13625817 m, 66676 m/sec, 18982549 t fired, .
[[35mlola[0m][.] 73 EF FNDP 175/729 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1653962 attempts, .
[[35mlola[0m][.] 87 EF FNDP 165/557 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3656582 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 180/724 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 180/256 66/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 13972273 m, 69291 m/sec, 19486077 t fired, .
[[35mlola[0m][.] 73 EF FNDP 180/724 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1706880 attempts, .
[[35mlola[0m][.] 87 EF FNDP 170/552 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3748413 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 185/719 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 185/256 68/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 14304656 m, 66476 m/sec, 19965641 t fired, .
[[35mlola[0m][.] 73 EF FNDP 185/719 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1757205 attempts, .
[[35mlola[0m][.] 87 EF FNDP 175/547 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3846916 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 190/714 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 190/256 70/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 14681134 m, 75295 m/sec, 20509226 t fired, .
[[35mlola[0m][.] 73 EF FNDP 190/714 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1813353 attempts, .
[[35mlola[0m][.] 87 EF FNDP 180/542 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3930465 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 195/709 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 195/256 71/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 15060916 m, 75956 m/sec, 21071253 t fired, .
[[35mlola[0m][.] 73 EF FNDP 195/709 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1860836 attempts, .
[[35mlola[0m][.] 87 EF FNDP 185/537 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4045130 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 200/704 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 200/256 73/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 15447889 m, 77394 m/sec, 21580658 t fired, .
[[35mlola[0m][.] 73 EF FNDP 200/704 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1911094 attempts, .
[[35mlola[0m][.] 87 EF FNDP 190/532 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4163716 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 205/699 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 205/256 74/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 15756653 m, 61752 m/sec, 21984788 t fired, .
[[35mlola[0m][.] 73 EF FNDP 205/699 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 1964049 attempts, .
[[35mlola[0m][.] 87 EF FNDP 195/527 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4284781 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 210/694 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 210/256 76/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 16054480 m, 59565 m/sec, 22380884 t fired, .
[[35mlola[0m][.] 73 EF FNDP 210/694 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2020784 attempts, .
[[35mlola[0m][.] 87 EF FNDP 200/522 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4396369 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 215/689 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 215/256 77/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 16366351 m, 62374 m/sec, 22788243 t fired, .
[[35mlola[0m][.] 73 EF FNDP 215/689 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2074011 attempts, .
[[35mlola[0m][.] 87 EF FNDP 205/517 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4514683 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 220/684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 220/256 79/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 16680917 m, 62913 m/sec, 23198690 t fired, .
[[35mlola[0m][.] 73 EF FNDP 220/684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2127231 attempts, .
[[35mlola[0m][.] 87 EF FNDP 210/512 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4625366 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 225/679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 225/256 80/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 16979349 m, 59686 m/sec, 23617450 t fired, .
[[35mlola[0m][.] 73 EF FNDP 225/679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2183359 attempts, .
[[35mlola[0m][.] 87 EF FNDP 215/507 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4740826 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 230/674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 230/256 81/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 17256077 m, 55345 m/sec, 24023968 t fired, .
[[35mlola[0m][.] 73 EF FNDP 230/674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2240755 attempts, .
[[35mlola[0m][.] 87 EF FNDP 220/502 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4859572 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 235/669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 235/256 83/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 17516392 m, 52063 m/sec, 24405178 t fired, .
[[35mlola[0m][.] 73 EF FNDP 235/669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2297857 attempts, .
[[35mlola[0m][.] 87 EF FNDP 225/497 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4984702 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 240/664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 240/256 84/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 17788974 m, 54516 m/sec, 24805281 t fired, .
[[35mlola[0m][.] 73 EF FNDP 240/664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2354946 attempts, .
[[35mlola[0m][.] 87 EF FNDP 230/492 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5106958 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 245/659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 245/256 86/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 18134255 m, 69056 m/sec, 25311262 t fired, .
[[35mlola[0m][.] 73 EF FNDP 245/659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2400969 attempts, .
[[35mlola[0m][.] 87 EF FNDP 235/487 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5228417 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 250/654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 250/256 87/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 18465255 m, 66200 m/sec, 25796648 t fired, .
[[35mlola[0m][.] 73 EF FNDP 250/654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2452682 attempts, .
[[35mlola[0m][.] 87 EF FNDP 240/482 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5336215 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 255/649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EXEF EXCL 255/256 89/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 18828494 m, 72647 m/sec, 26269897 t fired, .
[[35mlola[0m][.] 73 EF FNDP 255/649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2495995 attempts, .
[[35mlola[0m][.] 87 EF FNDP 245/477 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5431172 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 260/644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 260/644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2550340 attempts, .
[[35mlola[0m][.] 87 EF FNDP 250/472 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5554321 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 278 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/278 1/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 129009 m, 25801 m/sec, 736771 t fired, .
[[35mlola[0m][.] 68 EF STEQ 265/639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 265/639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2605487 attempts, .
[[35mlola[0m][.] 87 EF FNDP 255/467 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5667210 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/278 2/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 257413 m, 25680 m/sec, 1496386 t fired, .
[[35mlola[0m][.] 68 EF STEQ 270/634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 270/634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2656143 attempts, .
[[35mlola[0m][.] 87 EF FNDP 260/462 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5787248 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/278 2/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 365562 m, 21629 m/sec, 2154263 t fired, .
[[35mlola[0m][.] 68 EF STEQ 275/629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 275/629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2713366 attempts, .
[[35mlola[0m][.] 87 EF FNDP 265/457 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5910543 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/278 3/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 474126 m, 21712 m/sec, 2789413 t fired, .
[[35mlola[0m][.] 68 EF STEQ 280/624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 280/624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2754650 attempts, .
[[35mlola[0m][.] 87 EF FNDP 270/452 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6010269 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/278 4/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 577123 m, 20599 m/sec, 3389419 t fired, .
[[35mlola[0m][.] 68 EF STEQ 285/619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 285/619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2792837 attempts, .
[[35mlola[0m][.] 87 EF FNDP 275/447 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6092968 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/278 4/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 671053 m, 18786 m/sec, 3937723 t fired, .
[[35mlola[0m][.] 68 EF STEQ 290/614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 290/614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2828377 attempts, .
[[35mlola[0m][.] 87 EF FNDP 280/442 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6188360 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/278 5/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 774070 m, 20603 m/sec, 4559912 t fired, .
[[35mlola[0m][.] 68 EF STEQ 295/609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 295/609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2870586 attempts, .
[[35mlola[0m][.] 87 EF FNDP 285/437 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6283611 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/278 5/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 884727 m, 22131 m/sec, 5214222 t fired, .
[[35mlola[0m][.] 68 EF STEQ 300/604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 300/604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2925948 attempts, .
[[35mlola[0m][.] 87 EF FNDP 290/432 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6396386 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/278 6/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 997553 m, 22565 m/sec, 5915750 t fired, .
[[35mlola[0m][.] 68 EF STEQ 305/599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 305/599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 2981094 attempts, .
[[35mlola[0m][.] 87 EF FNDP 295/427 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6511631 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/278 6/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1104452 m, 21379 m/sec, 6585454 t fired, .
[[35mlola[0m][.] 68 EF STEQ 310/594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 310/594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3025369 attempts, .
[[35mlola[0m][.] 87 EF FNDP 300/422 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6591041 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/278 7/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1210184 m, 21146 m/sec, 7213567 t fired, .
[[35mlola[0m][.] 68 EF STEQ 315/589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 315/589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3062157 attempts, .
[[35mlola[0m][.] 87 EF FNDP 305/417 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6680234 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/278 7/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1304328 m, 18828 m/sec, 7757373 t fired, .
[[35mlola[0m][.] 68 EF STEQ 320/584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 320/584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3096279 attempts, .
[[35mlola[0m][.] 87 EF FNDP 310/412 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6787395 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/278 8/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1413705 m, 21875 m/sec, 8419690 t fired, .
[[35mlola[0m][.] 68 EF STEQ 325/579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 325/579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3127058 attempts, .
[[35mlola[0m][.] 87 EF FNDP 315/407 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6872601 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/278 9/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1540356 m, 25330 m/sec, 9137996 t fired, .
[[35mlola[0m][.] 68 EF STEQ 330/574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 330/574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3168406 attempts, .
[[35mlola[0m][.] 87 EF FNDP 320/402 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6963234 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/278 9/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1661642 m, 24257 m/sec, 9859223 t fired, .
[[35mlola[0m][.] 68 EF STEQ 335/569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 335/569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3218784 attempts, .
[[35mlola[0m][.] 87 EF FNDP 325/397 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7085195 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/278 10/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1791014 m, 25874 m/sec, 10631358 t fired, .
[[35mlola[0m][.] 68 EF STEQ 340/564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 340/564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3264316 attempts, .
[[35mlola[0m][.] 87 EF FNDP 330/392 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7162706 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/278 11/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 1909065 m, 23610 m/sec, 11331424 t fired, .
[[35mlola[0m][.] 68 EF STEQ 345/559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 345/559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3303199 attempts, .
[[35mlola[0m][.] 87 EF FNDP 335/387 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7243494 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/278 11/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2022378 m, 22662 m/sec, 11992433 t fired, .
[[35mlola[0m][.] 68 EF STEQ 350/554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 350/554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3335375 attempts, .
[[35mlola[0m][.] 87 EF FNDP 340/382 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7331297 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/278 12/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2145133 m, 24551 m/sec, 12735697 t fired, .
[[35mlola[0m][.] 68 EF STEQ 355/549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 355/549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3376086 attempts, .
[[35mlola[0m][.] 87 EF FNDP 345/377 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7429476 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 100/278 13/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2250072 m, 20987 m/sec, 13386742 t fired, .
[[35mlola[0m][.] 68 EF STEQ 360/544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 360/544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3403589 attempts, .
[[35mlola[0m][.] 87 EF FNDP 350/372 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7511193 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 105/278 13/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2367405 m, 23466 m/sec, 14061525 t fired, .
[[35mlola[0m][.] 68 EF STEQ 365/539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 365/539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3442675 attempts, .
[[35mlola[0m][.] 87 EF FNDP 355/367 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7585608 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 110/278 14/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2507744 m, 28067 m/sec, 14904018 t fired, .
[[35mlola[0m][.] 68 EF STEQ 370/534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 370/534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3475486 attempts, .
[[35mlola[0m][.] 87 EF FNDP 360/362 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7654934 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 87 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 0 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 6 0 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 115/278 14/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2607269 m, 19905 m/sec, 15494392 t fired, .
[[35mlola[0m][.] 68 EF STEQ 375/529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 375/529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3509271 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/FNDP) for 51 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 7725162
[[35mlola[0m][I] time used : 365
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 120/278 15/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2714039 m, 21354 m/sec, 16169989 t fired, .
[[35mlola[0m][.] 68 EF STEQ 380/524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 380/524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3537787 attempts, .
[[35mlola[0m][.] 80 EF FNDP 5/805 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 89698 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 125/278 16/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2825581 m, 22308 m/sec, 16865723 t fired, .
[[35mlola[0m][.] 68 EF STEQ 385/519 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 385/519 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3574700 attempts, .
[[35mlola[0m][.] 80 EF FNDP 10/800 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 157847 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 130/278 16/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 2917085 m, 18300 m/sec, 17473752 t fired, .
[[35mlola[0m][.] 68 EF STEQ 390/514 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 390/514 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3609819 attempts, .
[[35mlola[0m][.] 80 EF FNDP 15/795 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 227073 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/278 17/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3036675 m, 23918 m/sec, 18192631 t fired, .
[[35mlola[0m][.] 68 EF STEQ 395/509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 395/509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3649174 attempts, .
[[35mlola[0m][.] 80 EF FNDP 20/790 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 304453 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 140/278 17/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3138456 m, 20356 m/sec, 18837998 t fired, .
[[35mlola[0m][.] 68 EF STEQ 400/504 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 400/504 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3677638 attempts, .
[[35mlola[0m][.] 80 EF FNDP 25/785 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 374737 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 145/278 18/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3259382 m, 24185 m/sec, 19523073 t fired, .
[[35mlola[0m][.] 68 EF STEQ 405/499 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 405/499 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3705885 attempts, .
[[35mlola[0m][.] 80 EF FNDP 30/780 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 459974 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 150/278 18/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3378485 m, 23820 m/sec, 20200425 t fired, .
[[35mlola[0m][.] 68 EF STEQ 410/494 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 410/494 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3742719 attempts, .
[[35mlola[0m][.] 80 EF FNDP 35/775 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 530011 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 155/278 19/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3516674 m, 27637 m/sec, 21027179 t fired, .
[[35mlola[0m][.] 68 EF STEQ 415/489 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 415/489 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3776256 attempts, .
[[35mlola[0m][.] 80 EF FNDP 40/770 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 606029 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 160/278 20/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3638302 m, 24325 m/sec, 21770376 t fired, .
[[35mlola[0m][.] 68 EF STEQ 420/484 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 420/484 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3805443 attempts, .
[[35mlola[0m][.] 80 EF FNDP 45/765 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 688537 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 165/278 20/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3748188 m, 21977 m/sec, 22423823 t fired, .
[[35mlola[0m][.] 68 EF STEQ 425/479 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 425/479 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3834591 attempts, .
[[35mlola[0m][.] 80 EF FNDP 50/760 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 788150 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 170/278 21/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3852995 m, 20961 m/sec, 23007673 t fired, .
[[35mlola[0m][.] 68 EF STEQ 430/474 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 430/474 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3875658 attempts, .
[[35mlola[0m][.] 80 EF FNDP 55/755 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 872223 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 175/278 22/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 3972116 m, 23824 m/sec, 23717122 t fired, .
[[35mlola[0m][.] 68 EF STEQ 435/469 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 435/469 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3906227 attempts, .
[[35mlola[0m][.] 80 EF FNDP 60/750 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 941489 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 180/278 22/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4089558 m, 23488 m/sec, 24403527 t fired, .
[[35mlola[0m][.] 68 EF STEQ 440/464 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 440/464 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3936570 attempts, .
[[35mlola[0m][.] 80 EF FNDP 65/745 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1047726 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 185/278 23/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4186843 m, 19457 m/sec, 24993655 t fired, .
[[35mlola[0m][.] 68 EF STEQ 445/459 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 445/459 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 3972925 attempts, .
[[35mlola[0m][.] 80 EF FNDP 70/740 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1123715 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 1 0 3 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 1 0 2 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 190/278 23/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4296344 m, 21900 m/sec, 25642959 t fired, .
[[35mlola[0m][.] 68 EF STEQ 450/454 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 73 EF FNDP 450/454 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 4012978 attempts, .
[[35mlola[0m][.] 80 EF FNDP 75/735 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1196441 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 0 0 2 1 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 5 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 195/278 24/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4404954 m, 21722 m/sec, 26285135 t fired, .
[[35mlola[0m][.] 80 EF FNDP 80/730 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1285016 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 88 (type SKEL/EQUN) for 48 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type SKEL/SRCH) for 48 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 4045946
[[35mlola[0m][I] time used : 455
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 2 0 0 3 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 3 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 200/278 25/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4515882 m, 22185 m/sec, 26938087 t fired, .
[[35mlola[0m][.] 80 EF FNDP 85/994 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1346258 attempts, .
[[35mlola[0m][.] 88 EF STEQ 5/1047 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 sara not yet started (preprocessing).
[[35mlola[0m][.] 89 EF SRCH 5/785 3/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 575273 m, 115054 m/sec, 682979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 88 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 1 0 3 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 3 1 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 205/278 25/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4622642 m, 21352 m/sec, 27586860 t fired, .
[[35mlola[0m][.] 74 EF STEQ 3/1045 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 80 EF FNDP 90/987 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1410391 attempts, .
[[35mlola[0m][.] 89 EF SRCH 10/1040 5/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1137350 m, 112415 m/sec, 1357249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 89 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 48 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 48 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 2 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 210/278 26/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4734847 m, 22441 m/sec, 28279590 t fired, .
[[35mlola[0m][.] 80 EF FNDP 95/1518 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1470209 attempts, .
[[35mlola[0m][.] 83 EF FNDP 2/1564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4523 attempts, .
[[35mlola[0m][.] 84 EF STEQ 2/1043 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 2 0 2 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 5 1 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 215/278 26/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4839011 m, 20832 m/sec, 28893296 t fired, .
[[35mlola[0m][.] 80 EF FNDP 100/1516 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1519789 attempts, .
[[35mlola[0m][.] 83 EF FNDP 7/1562 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 20663 attempts, .
[[35mlola[0m][.] 84 EF STEQ 7/1041 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/EQUN) for 51 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 4 2 0 0 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 220/278 27/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 4933493 m, 18896 m/sec, 29435573 t fired, .
[[35mlola[0m][.] 80 EF FNDP 105/1509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1575868 attempts, .
[[35mlola[0m][.] 81 EF STEQ 3/1560 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 83 EF FNDP 12/1555 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 33920 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/SRCH) for 51 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 3 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 225/278 27/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5039862 m, 21273 m/sec, 30077031 t fired, .
[[35mlola[0m][.] 80 EF FNDP 110/3113 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1649099 attempts, .
[[35mlola[0m][.] 82 EF SRCH 1/1556 1/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 81910 m, 16382 m/sec, 100473 t fired, .
[[35mlola[0m][.] 83 EF FNDP 17/1548 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 46351 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 3 2 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 230/278 28/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5133176 m, 18662 m/sec, 30618606 t fired, .
[[35mlola[0m][.] 80 EF FNDP 115/3112 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1713651 attempts, .
[[35mlola[0m][.] 82 EF SRCH 6/1555 3/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 688936 m, 121405 m/sec, 883280 t fired, .
[[35mlola[0m][.] 83 EF FNDP 22/1547 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 56652 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 82 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 3 1 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 235/278 28/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5220461 m, 17457 m/sec, 31121119 t fired, .
[[35mlola[0m][.] 80 EF FNDP 120/3107 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1785723 attempts, .
[[35mlola[0m][.] 83 EF FNDP 27/1542 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 71851 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 51 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 240/278 29/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5332015 m, 22310 m/sec, 31799844 t fired, .
[[35mlola[0m][.] 76 EF FNDP 5/1551 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 31001 attempts, .
[[35mlola[0m][.] 80 EF FNDP 125/3102 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1853751 attempts, .
[[35mlola[0m][.] 83 EF FNDP 32/3102 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 84969 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 245/278 29/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5431409 m, 19878 m/sec, 32409967 t fired, .
[[35mlola[0m][.] 76 EF FNDP 10/1546 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 58674 attempts, .
[[35mlola[0m][.] 80 EF FNDP 130/3097 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1917181 attempts, .
[[35mlola[0m][.] 83 EF FNDP 37/3097 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 98439 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 250/278 30/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5531624 m, 20043 m/sec, 33008018 t fired, .
[[35mlola[0m][.] 76 EF FNDP 15/1541 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 82328 attempts, .
[[35mlola[0m][.] 80 EF FNDP 135/3092 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1977785 attempts, .
[[35mlola[0m][.] 83 EF FNDP 42/3092 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 114747 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 255/278 30/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5630841 m, 19843 m/sec, 33625937 t fired, .
[[35mlola[0m][.] 76 EF FNDP 20/1536 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 106992 attempts, .
[[35mlola[0m][.] 80 EF FNDP 140/3087 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2043618 attempts, .
[[35mlola[0m][.] 83 EF FNDP 47/3087 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 128888 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 260/278 31/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5761818 m, 26195 m/sec, 34420426 t fired, .
[[35mlola[0m][.] 76 EF FNDP 25/1531 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 137550 attempts, .
[[35mlola[0m][.] 80 EF FNDP 145/3082 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2113858 attempts, .
[[35mlola[0m][.] 83 EF FNDP 52/3082 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 149141 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 265/278 32/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5890892 m, 25814 m/sec, 35159657 t fired, .
[[35mlola[0m][.] 76 EF FNDP 30/1526 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 167212 attempts, .
[[35mlola[0m][.] 80 EF FNDP 150/3077 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2173178 attempts, .
[[35mlola[0m][.] 83 EF FNDP 57/3077 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 166994 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 270/278 32/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 5987255 m, 19272 m/sec, 35712873 t fired, .
[[35mlola[0m][.] 76 EF FNDP 35/1521 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 191701 attempts, .
[[35mlola[0m][.] 80 EF FNDP 155/3072 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2224019 attempts, .
[[35mlola[0m][.] 83 EF FNDP 62/3072 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 181799 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 275/278 33/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 6093040 m, 21157 m/sec, 36370576 t fired, .
[[35mlola[0m][.] 76 EF FNDP 40/1516 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 217987 attempts, .
[[35mlola[0m][.] 80 EF FNDP 160/3067 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2286501 attempts, .
[[35mlola[0m][.] 83 EF FNDP 67/3067 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 196072 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 2 2 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 45/1511 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 239686 attempts, .
[[35mlola[0m][.] 80 EF FNDP 165/3062 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2346203 attempts, .
[[35mlola[0m][.] 83 EF FNDP 72/3062 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 213762 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6795
[[35mlola[0m][I] fired transitions : 8455
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9886
[[35mlola[0m][I] fired transitions : 45062
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 339 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 382 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1700
[[35mlola[0m][I] fired transitions : 2145
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 51 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 436 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 50/1506 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 266661 attempts, .
[[35mlola[0m][.] 78 EF EXCL 5/436 2/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 281021 m, 56204 m/sec, 338094 t fired, .
[[35mlola[0m][.] 80 EF FNDP 170/3057 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2398659 attempts, .
[[35mlola[0m][.] 83 EF FNDP 77/3057 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 227704 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 55/1501 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 289831 attempts, .
[[35mlola[0m][.] 78 EF EXCL 10/436 3/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 646406 m, 73077 m/sec, 784477 t fired, .
[[35mlola[0m][.] 80 EF FNDP 175/3052 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2455108 attempts, .
[[35mlola[0m][.] 83 EF FNDP 82/3052 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 238337 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 60/1496 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 312398 attempts, .
[[35mlola[0m][.] 78 EF EXCL 15/436 5/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 971260 m, 64970 m/sec, 1179703 t fired, .
[[35mlola[0m][.] 80 EF FNDP 180/3047 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2522567 attempts, .
[[35mlola[0m][.] 83 EF FNDP 87/3047 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 251570 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 65/1491 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 336694 attempts, .
[[35mlola[0m][.] 78 EF EXCL 20/436 6/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1303143 m, 66376 m/sec, 1585526 t fired, .
[[35mlola[0m][.] 80 EF FNDP 185/3042 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2591753 attempts, .
[[35mlola[0m][.] 83 EF FNDP 92/3042 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 266859 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 70/1486 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 364782 attempts, .
[[35mlola[0m][.] 78 EF EXCL 25/436 8/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1615201 m, 62411 m/sec, 1966942 t fired, .
[[35mlola[0m][.] 80 EF FNDP 190/3037 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2656295 attempts, .
[[35mlola[0m][.] 83 EF FNDP 97/3037 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 280716 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 75/1481 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 388328 attempts, .
[[35mlola[0m][.] 78 EF EXCL 30/436 9/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1882235 m, 53406 m/sec, 2301727 t fired, .
[[35mlola[0m][.] 80 EF FNDP 195/3032 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2739878 attempts, .
[[35mlola[0m][.] 83 EF FNDP 102/3032 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 294584 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 80/1476 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 418424 attempts, .
[[35mlola[0m][.] 78 EF EXCL 35/436 10/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2187297 m, 61012 m/sec, 2672350 t fired, .
[[35mlola[0m][.] 80 EF FNDP 200/3027 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2800305 attempts, .
[[35mlola[0m][.] 83 EF FNDP 107/3027 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 309875 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 85/1471 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 447720 attempts, .
[[35mlola[0m][.] 78 EF EXCL 40/436 12/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2543162 m, 71173 m/sec, 3108473 t fired, .
[[35mlola[0m][.] 80 EF FNDP 205/3022 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2883935 attempts, .
[[35mlola[0m][.] 83 EF FNDP 112/3022 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 327294 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 90/1466 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 479913 attempts, .
[[35mlola[0m][.] 78 EF EXCL 45/436 13/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2850433 m, 61454 m/sec, 3496425 t fired, .
[[35mlola[0m][.] 80 EF FNDP 210/3017 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2937832 attempts, .
[[35mlola[0m][.] 83 EF FNDP 117/3017 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 343170 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 95/1461 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 504129 attempts, .
[[35mlola[0m][.] 78 EF EXCL 50/436 14/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3170671 m, 64047 m/sec, 3880969 t fired, .
[[35mlola[0m][.] 80 EF FNDP 215/3012 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3012824 attempts, .
[[35mlola[0m][.] 83 EF FNDP 122/3012 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 358318 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 100/1456 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 529928 attempts, .
[[35mlola[0m][.] 78 EF EXCL 55/436 16/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3502392 m, 66344 m/sec, 4297043 t fired, .
[[35mlola[0m][.] 80 EF FNDP 220/3007 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3060983 attempts, .
[[35mlola[0m][.] 83 EF FNDP 127/3007 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 373313 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 105/1451 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 559013 attempts, .
[[35mlola[0m][.] 78 EF EXCL 60/436 17/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3819361 m, 63393 m/sec, 4687293 t fired, .
[[35mlola[0m][.] 80 EF FNDP 225/3002 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3123660 attempts, .
[[35mlola[0m][.] 83 EF FNDP 132/3002 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 386378 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 110/1446 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 588105 attempts, .
[[35mlola[0m][.] 78 EF EXCL 65/436 19/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4098289 m, 55785 m/sec, 5026521 t fired, .
[[35mlola[0m][.] 80 EF FNDP 230/2997 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3182900 attempts, .
[[35mlola[0m][.] 83 EF FNDP 137/2997 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 399284 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 115/1441 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 615310 attempts, .
[[35mlola[0m][.] 78 EF EXCL 70/436 20/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4378827 m, 56107 m/sec, 5388214 t fired, .
[[35mlola[0m][.] 80 EF FNDP 235/2992 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3239068 attempts, .
[[35mlola[0m][.] 83 EF FNDP 142/2992 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 414800 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 120/1436 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 639177 attempts, .
[[35mlola[0m][.] 78 EF EXCL 75/436 21/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4618045 m, 47843 m/sec, 5679422 t fired, .
[[35mlola[0m][.] 80 EF FNDP 240/2987 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3291389 attempts, .
[[35mlola[0m][.] 83 EF FNDP 147/2987 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 431653 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 125/1431 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 659341 attempts, .
[[35mlola[0m][.] 78 EF EXCL 80/436 22/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4916200 m, 59631 m/sec, 6029571 t fired, .
[[35mlola[0m][.] 80 EF FNDP 245/2982 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3366884 attempts, .
[[35mlola[0m][.] 83 EF FNDP 152/2982 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 446015 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 130/1426 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 695455 attempts, .
[[35mlola[0m][.] 78 EF EXCL 85/436 23/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5222350 m, 61230 m/sec, 6420992 t fired, .
[[35mlola[0m][.] 80 EF FNDP 250/2977 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3415582 attempts, .
[[35mlola[0m][.] 83 EF FNDP 157/2977 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 459140 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 135/1421 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 730631 attempts, .
[[35mlola[0m][.] 78 EF EXCL 90/436 25/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5543704 m, 64270 m/sec, 6824212 t fired, .
[[35mlola[0m][.] 80 EF FNDP 255/2972 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3468001 attempts, .
[[35mlola[0m][.] 83 EF FNDP 162/2972 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 474546 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 140/1416 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 760907 attempts, .
[[35mlola[0m][.] 78 EF EXCL 95/436 26/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5829443 m, 57147 m/sec, 7159870 t fired, .
[[35mlola[0m][.] 80 EF FNDP 260/2967 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3554126 attempts, .
[[35mlola[0m][.] 83 EF FNDP 167/2967 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 488224 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 145/1411 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 790782 attempts, .
[[35mlola[0m][.] 78 EF EXCL 100/436 28/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6156680 m, 65447 m/sec, 7568727 t fired, .
[[35mlola[0m][.] 80 EF FNDP 265/2962 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3620727 attempts, .
[[35mlola[0m][.] 83 EF FNDP 172/2962 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 501208 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 150/1406 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 826651 attempts, .
[[35mlola[0m][.] 78 EF EXCL 105/436 29/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6554170 m, 79498 m/sec, 8071772 t fired, .
[[35mlola[0m][.] 80 EF FNDP 270/2957 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3698522 attempts, .
[[35mlola[0m][.] 83 EF FNDP 177/2957 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 515966 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 155/1401 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 852414 attempts, .
[[35mlola[0m][.] 78 EF EXCL 110/436 31/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6892787 m, 67723 m/sec, 8473441 t fired, .
[[35mlola[0m][.] 80 EF FNDP 275/2952 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3754890 attempts, .
[[35mlola[0m][.] 83 EF FNDP 182/2952 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 530716 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 160/1396 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 879675 attempts, .
[[35mlola[0m][.] 78 EF EXCL 115/436 32/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7206840 m, 62810 m/sec, 8865730 t fired, .
[[35mlola[0m][.] 80 EF FNDP 280/2947 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3819021 attempts, .
[[35mlola[0m][.] 83 EF FNDP 187/2947 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 545240 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 165/1391 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 904520 attempts, .
[[35mlola[0m][.] 78 EF EXCL 120/436 33/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7486626 m, 55957 m/sec, 9220184 t fired, .
[[35mlola[0m][.] 80 EF FNDP 285/2942 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3882841 attempts, .
[[35mlola[0m][.] 83 EF FNDP 192/2942 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 559090 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 170/1386 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 932025 attempts, .
[[35mlola[0m][.] 78 EF EXCL 125/436 35/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7797425 m, 62159 m/sec, 9610886 t fired, .
[[35mlola[0m][.] 80 EF FNDP 290/2937 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3956659 attempts, .
[[35mlola[0m][.] 83 EF FNDP 197/2937 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 573682 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 175/1381 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 960913 attempts, .
[[35mlola[0m][.] 78 EF EXCL 130/436 36/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8123738 m, 65262 m/sec, 10000780 t fired, .
[[35mlola[0m][.] 80 EF FNDP 295/2932 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4024289 attempts, .
[[35mlola[0m][.] 83 EF FNDP 202/2932 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 588996 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 180/1376 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 990900 attempts, .
[[35mlola[0m][.] 78 EF EXCL 135/436 38/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8458863 m, 67025 m/sec, 10406447 t fired, .
[[35mlola[0m][.] 80 EF FNDP 300/2927 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4080552 attempts, .
[[35mlola[0m][.] 83 EF FNDP 207/2927 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 606767 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 185/1371 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1019636 attempts, .
[[35mlola[0m][.] 78 EF EXCL 140/436 39/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8767846 m, 61796 m/sec, 10802439 t fired, .
[[35mlola[0m][.] 80 EF FNDP 305/2922 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4134840 attempts, .
[[35mlola[0m][.] 83 EF FNDP 212/2922 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 621544 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 190/1366 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1045778 attempts, .
[[35mlola[0m][.] 78 EF EXCL 145/436 40/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9015937 m, 49618 m/sec, 11131717 t fired, .
[[35mlola[0m][.] 80 EF FNDP 310/2917 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4203662 attempts, .
[[35mlola[0m][.] 83 EF FNDP 217/2917 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 635738 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 195/1361 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1069661 attempts, .
[[35mlola[0m][.] 78 EF EXCL 150/436 41/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9349964 m, 66805 m/sec, 11534091 t fired, .
[[35mlola[0m][.] 80 EF FNDP 315/2912 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4288446 attempts, .
[[35mlola[0m][.] 83 EF FNDP 222/2912 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 645929 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 200/1356 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1091827 attempts, .
[[35mlola[0m][.] 78 EF EXCL 155/436 43/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9646916 m, 59390 m/sec, 11879539 t fired, .
[[35mlola[0m][.] 80 EF FNDP 320/2907 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4353548 attempts, .
[[35mlola[0m][.] 83 EF FNDP 227/2907 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 661339 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 205/1351 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1119571 attempts, .
[[35mlola[0m][.] 78 EF EXCL 160/436 44/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9992665 m, 69149 m/sec, 12305095 t fired, .
[[35mlola[0m][.] 80 EF FNDP 325/2902 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4421063 attempts, .
[[35mlola[0m][.] 83 EF FNDP 232/2902 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 677081 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 210/1346 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1146139 attempts, .
[[35mlola[0m][.] 78 EF EXCL 165/436 46/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10318850 m, 65237 m/sec, 12720422 t fired, .
[[35mlola[0m][.] 80 EF FNDP 330/2897 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4473497 attempts, .
[[35mlola[0m][.] 83 EF FNDP 237/2897 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 689000 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 215/1341 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1180116 attempts, .
[[35mlola[0m][.] 78 EF EXCL 170/436 47/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10619887 m, 60207 m/sec, 13122012 t fired, .
[[35mlola[0m][.] 80 EF FNDP 335/2892 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4529039 attempts, .
[[35mlola[0m][.] 83 EF FNDP 242/2892 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 704631 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 220/1336 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1210725 attempts, .
[[35mlola[0m][.] 78 EF EXCL 175/436 49/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10960332 m, 68089 m/sec, 13528183 t fired, .
[[35mlola[0m][.] 80 EF FNDP 340/2887 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4581299 attempts, .
[[35mlola[0m][.] 83 EF FNDP 247/2887 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 716341 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 225/1331 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1242377 attempts, .
[[35mlola[0m][.] 78 EF EXCL 180/436 50/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11313793 m, 70692 m/sec, 13943508 t fired, .
[[35mlola[0m][.] 80 EF FNDP 345/2882 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4646612 attempts, .
[[35mlola[0m][.] 83 EF FNDP 252/2882 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 731351 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 230/1326 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1271653 attempts, .
[[35mlola[0m][.] 78 EF EXCL 185/436 51/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11633390 m, 63919 m/sec, 14331665 t fired, .
[[35mlola[0m][.] 80 EF FNDP 350/2877 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4711548 attempts, .
[[35mlola[0m][.] 83 EF FNDP 257/2877 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 751447 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 235/1321 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1302899 attempts, .
[[35mlola[0m][.] 78 EF EXCL 190/436 53/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11900529 m, 53427 m/sec, 14670817 t fired, .
[[35mlola[0m][.] 80 EF FNDP 355/2872 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4779286 attempts, .
[[35mlola[0m][.] 83 EF FNDP 262/2872 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 769852 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 240/1316 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1325123 attempts, .
[[35mlola[0m][.] 78 EF EXCL 195/436 54/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12179184 m, 55731 m/sec, 15029282 t fired, .
[[35mlola[0m][.] 80 EF FNDP 360/2867 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4845898 attempts, .
[[35mlola[0m][.] 83 EF FNDP 267/2867 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 781655 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 245/1311 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1350226 attempts, .
[[35mlola[0m][.] 78 EF EXCL 200/436 55/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12409567 m, 46076 m/sec, 15339166 t fired, .
[[35mlola[0m][.] 80 EF FNDP 365/2862 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4902734 attempts, .
[[35mlola[0m][.] 83 EF FNDP 272/2862 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 800586 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 250/1306 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1381511 attempts, .
[[35mlola[0m][.] 78 EF EXCL 205/436 56/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12748990 m, 67884 m/sec, 15745777 t fired, .
[[35mlola[0m][.] 80 EF FNDP 370/2857 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4957759 attempts, .
[[35mlola[0m][.] 83 EF FNDP 277/2857 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 814873 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 255/1301 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1404392 attempts, .
[[35mlola[0m][.] 78 EF EXCL 210/436 58/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 13056208 m, 61443 m/sec, 16119480 t fired, .
[[35mlola[0m][.] 80 EF FNDP 375/2852 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5035996 attempts, .
[[35mlola[0m][.] 83 EF FNDP 282/2852 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 827361 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 260/1296 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1426111 attempts, .
[[35mlola[0m][.] 78 EF EXCL 215/436 59/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 13400683 m, 68895 m/sec, 16525597 t fired, .
[[35mlola[0m][.] 80 EF FNDP 380/2847 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5097251 attempts, .
[[35mlola[0m][.] 83 EF FNDP 287/2847 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 842738 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 265/1291 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1449690 attempts, .
[[35mlola[0m][.] 78 EF EXCL 220/436 60/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 13698410 m, 59545 m/sec, 16899934 t fired, .
[[35mlola[0m][.] 80 EF FNDP 385/2842 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5160125 attempts, .
[[35mlola[0m][.] 83 EF FNDP 292/2842 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 855432 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 270/1286 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1476752 attempts, .
[[35mlola[0m][.] 78 EF EXCL 225/436 62/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 13994692 m, 59256 m/sec, 17262712 t fired, .
[[35mlola[0m][.] 80 EF FNDP 390/2837 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5222782 attempts, .
[[35mlola[0m][.] 83 EF FNDP 297/2837 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 868747 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 275/1281 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1506212 attempts, .
[[35mlola[0m][.] 78 EF EXCL 230/436 63/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 14272992 m, 55660 m/sec, 17627255 t fired, .
[[35mlola[0m][.] 80 EF FNDP 395/2832 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5273617 attempts, .
[[35mlola[0m][.] 83 EF FNDP 302/2832 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 884602 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 280/1276 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1531815 attempts, .
[[35mlola[0m][.] 78 EF EXCL 235/436 64/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 14567246 m, 58850 m/sec, 18007278 t fired, .
[[35mlola[0m][.] 80 EF FNDP 400/2827 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5341903 attempts, .
[[35mlola[0m][.] 83 EF FNDP 307/2827 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 897597 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 285/1271 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1561088 attempts, .
[[35mlola[0m][.] 78 EF EXCL 240/436 66/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 14911741 m, 68899 m/sec, 18429740 t fired, .
[[35mlola[0m][.] 80 EF FNDP 405/2822 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5397549 attempts, .
[[35mlola[0m][.] 83 EF FNDP 312/2822 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 912313 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 290/1266 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1589897 attempts, .
[[35mlola[0m][.] 78 EF EXCL 245/436 67/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 15175661 m, 52784 m/sec, 18744363 t fired, .
[[35mlola[0m][.] 80 EF FNDP 410/2817 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5455966 attempts, .
[[35mlola[0m][.] 83 EF FNDP 317/2817 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 931556 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 295/1261 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1616414 attempts, .
[[35mlola[0m][.] 78 EF EXCL 250/436 68/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 15438582 m, 52584 m/sec, 19051158 t fired, .
[[35mlola[0m][.] 80 EF FNDP 415/2812 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5514878 attempts, .
[[35mlola[0m][.] 83 EF FNDP 322/2812 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 944695 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 300/1256 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1638090 attempts, .
[[35mlola[0m][.] 78 EF EXCL 255/436 69/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 15720450 m, 56373 m/sec, 19391813 t fired, .
[[35mlola[0m][.] 80 EF FNDP 420/2807 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5580957 attempts, .
[[35mlola[0m][.] 83 EF FNDP 327/2807 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 960312 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 305/1251 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1668106 attempts, .
[[35mlola[0m][.] 78 EF EXCL 260/436 70/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 15962651 m, 48440 m/sec, 19706275 t fired, .
[[35mlola[0m][.] 80 EF FNDP 425/2802 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5640223 attempts, .
[[35mlola[0m][.] 83 EF FNDP 332/2802 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 975156 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 310/1246 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1705022 attempts, .
[[35mlola[0m][.] 78 EF EXCL 265/436 71/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 16226470 m, 52763 m/sec, 20031473 t fired, .
[[35mlola[0m][.] 80 EF FNDP 430/2797 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5748528 attempts, .
[[35mlola[0m][.] 83 EF FNDP 337/2797 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 990963 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 315/1241 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1745379 attempts, .
[[35mlola[0m][.] 78 EF EXCL 270/436 73/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 16557861 m, 66278 m/sec, 20461923 t fired, .
[[35mlola[0m][.] 80 EF FNDP 435/2792 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5841588 attempts, .
[[35mlola[0m][.] 83 EF FNDP 342/2792 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1010685 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 320/1236 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1782708 attempts, .
[[35mlola[0m][.] 78 EF EXCL 275/436 75/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 16922613 m, 72950 m/sec, 20924421 t fired, .
[[35mlola[0m][.] 80 EF FNDP 440/2787 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 5919671 attempts, .
[[35mlola[0m][.] 83 EF FNDP 347/2787 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1032076 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 325/1231 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1820955 attempts, .
[[35mlola[0m][.] 78 EF EXCL 280/436 76/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 17258492 m, 67175 m/sec, 21343982 t fired, .
[[35mlola[0m][.] 80 EF FNDP 445/2782 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6019957 attempts, .
[[35mlola[0m][.] 83 EF FNDP 352/2782 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1049135 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 330/1226 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1866291 attempts, .
[[35mlola[0m][.] 78 EF EXCL 285/436 78/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 17627675 m, 73836 m/sec, 21770959 t fired, .
[[35mlola[0m][.] 80 EF FNDP 450/2777 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6122216 attempts, .
[[35mlola[0m][.] 83 EF FNDP 357/2777 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1065849 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 335/1221 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1892359 attempts, .
[[35mlola[0m][.] 78 EF EXCL 290/436 79/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 17990936 m, 72652 m/sec, 22210378 t fired, .
[[35mlola[0m][.] 80 EF FNDP 455/2772 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6219686 attempts, .
[[35mlola[0m][.] 83 EF FNDP 362/2772 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1082129 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 340/1216 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1917501 attempts, .
[[35mlola[0m][.] 78 EF EXCL 295/436 80/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 18229619 m, 47736 m/sec, 22505372 t fired, .
[[35mlola[0m][.] 80 EF FNDP 460/2767 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6287542 attempts, .
[[35mlola[0m][.] 83 EF FNDP 367/2767 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1095737 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 345/1211 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1948004 attempts, .
[[35mlola[0m][.] 78 EF EXCL 300/436 82/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 18558805 m, 65837 m/sec, 22917977 t fired, .
[[35mlola[0m][.] 80 EF FNDP 465/2762 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6348123 attempts, .
[[35mlola[0m][.] 83 EF FNDP 372/2762 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1108392 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 350/1206 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 1976386 attempts, .
[[35mlola[0m][.] 78 EF EXCL 305/436 83/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 18867973 m, 61833 m/sec, 23322151 t fired, .
[[35mlola[0m][.] 80 EF FNDP 470/2757 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6401781 attempts, .
[[35mlola[0m][.] 83 EF FNDP 377/2757 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1122846 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 355/1201 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2001664 attempts, .
[[35mlola[0m][.] 78 EF EXCL 310/436 84/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 19101380 m, 46681 m/sec, 23620201 t fired, .
[[35mlola[0m][.] 80 EF FNDP 475/2752 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6467863 attempts, .
[[35mlola[0m][.] 83 EF FNDP 382/2752 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1135272 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 360/1196 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2031994 attempts, .
[[35mlola[0m][.] 78 EF EXCL 315/436 85/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 19371780 m, 54080 m/sec, 23971009 t fired, .
[[35mlola[0m][.] 80 EF FNDP 480/2747 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6521402 attempts, .
[[35mlola[0m][.] 83 EF FNDP 387/2747 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1149272 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 365/1191 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2054061 attempts, .
[[35mlola[0m][.] 78 EF EXCL 320/436 87/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 19676345 m, 60913 m/sec, 24340424 t fired, .
[[35mlola[0m][.] 80 EF FNDP 485/2742 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6581347 attempts, .
[[35mlola[0m][.] 83 EF FNDP 392/2742 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1166084 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 370/1186 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2092346 attempts, .
[[35mlola[0m][.] 78 EF EXCL 325/436 88/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 19916289 m, 47988 m/sec, 24649300 t fired, .
[[35mlola[0m][.] 80 EF FNDP 490/2737 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6637590 attempts, .
[[35mlola[0m][.] 83 EF FNDP 397/2737 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1179378 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 375/1181 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2120413 attempts, .
[[35mlola[0m][.] 78 EF EXCL 330/436 89/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 20179671 m, 52676 m/sec, 24944042 t fired, .
[[35mlola[0m][.] 80 EF FNDP 495/2732 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6696564 attempts, .
[[35mlola[0m][.] 83 EF FNDP 402/2732 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1194786 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 380/1176 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2144763 attempts, .
[[35mlola[0m][.] 78 EF EXCL 335/436 90/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 20412575 m, 46580 m/sec, 25215515 t fired, .
[[35mlola[0m][.] 80 EF FNDP 500/2727 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6764074 attempts, .
[[35mlola[0m][.] 83 EF FNDP 407/2727 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1210924 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 385/1171 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2164777 attempts, .
[[35mlola[0m][.] 78 EF EXCL 340/436 91/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 20679315 m, 53348 m/sec, 25541931 t fired, .
[[35mlola[0m][.] 80 EF FNDP 505/2722 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6849555 attempts, .
[[35mlola[0m][.] 83 EF FNDP 412/2722 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1224378 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 390/1166 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2186847 attempts, .
[[35mlola[0m][.] 78 EF EXCL 345/436 92/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 21006946 m, 65526 m/sec, 25963327 t fired, .
[[35mlola[0m][.] 80 EF FNDP 510/2717 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 6923652 attempts, .
[[35mlola[0m][.] 83 EF FNDP 417/2717 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1239945 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 395/1161 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2211927 attempts, .
[[35mlola[0m][.] 78 EF EXCL 350/436 94/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 21281270 m, 54864 m/sec, 26293490 t fired, .
[[35mlola[0m][.] 80 EF FNDP 515/2712 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7003159 attempts, .
[[35mlola[0m][.] 83 EF FNDP 422/2712 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1253306 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 400/1156 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2243560 attempts, .
[[35mlola[0m][.] 78 EF EXCL 355/436 95/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 21551931 m, 54132 m/sec, 26650213 t fired, .
[[35mlola[0m][.] 80 EF FNDP 520/2707 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7069905 attempts, .
[[35mlola[0m][.] 83 EF FNDP 427/2707 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1265996 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 405/1151 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2277260 attempts, .
[[35mlola[0m][.] 78 EF EXCL 360/436 96/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 21815592 m, 52732 m/sec, 26985260 t fired, .
[[35mlola[0m][.] 80 EF FNDP 525/2702 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7124300 attempts, .
[[35mlola[0m][.] 83 EF FNDP 432/2702 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1281046 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 410/1146 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2305674 attempts, .
[[35mlola[0m][.] 78 EF EXCL 365/436 97/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 22145429 m, 65967 m/sec, 27419302 t fired, .
[[35mlola[0m][.] 80 EF FNDP 530/2697 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7178709 attempts, .
[[35mlola[0m][.] 83 EF FNDP 437/2697 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1292777 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 415/1141 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2332637 attempts, .
[[35mlola[0m][.] 78 EF EXCL 370/436 99/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 22435618 m, 58037 m/sec, 27766993 t fired, .
[[35mlola[0m][.] 80 EF FNDP 535/2692 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7253111 attempts, .
[[35mlola[0m][.] 83 EF FNDP 442/2692 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1304417 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 420/1136 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2356595 attempts, .
[[35mlola[0m][.] 78 EF EXCL 375/436 100/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 22743993 m, 61675 m/sec, 28158387 t fired, .
[[35mlola[0m][.] 80 EF FNDP 540/2687 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7330211 attempts, .
[[35mlola[0m][.] 83 EF FNDP 447/2687 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1315868 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 425/1131 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2386164 attempts, .
[[35mlola[0m][.] 78 EF EXCL 380/436 101/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 23020047 m, 55210 m/sec, 28475657 t fired, .
[[35mlola[0m][.] 80 EF FNDP 545/2682 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7387189 attempts, .
[[35mlola[0m][.] 83 EF FNDP 452/2682 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1332603 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 430/1126 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2414413 attempts, .
[[35mlola[0m][.] 78 EF EXCL 385/436 103/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 23400234 m, 76037 m/sec, 28923095 t fired, .
[[35mlola[0m][.] 80 EF FNDP 550/2677 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7436026 attempts, .
[[35mlola[0m][.] 83 EF FNDP 457/2677 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1346109 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 435/1121 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2443570 attempts, .
[[35mlola[0m][.] 78 EF EXCL 390/436 104/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 23699466 m, 59846 m/sec, 29283896 t fired, .
[[35mlola[0m][.] 80 EF FNDP 555/2672 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7498069 attempts, .
[[35mlola[0m][.] 83 EF FNDP 462/2672 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1359350 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 440/1116 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2474792 attempts, .
[[35mlola[0m][.] 78 EF EXCL 395/436 105/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 23947431 m, 49593 m/sec, 29604985 t fired, .
[[35mlola[0m][.] 80 EF FNDP 560/2667 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7566468 attempts, .
[[35mlola[0m][.] 83 EF FNDP 467/2667 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1373282 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 445/1111 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2506725 attempts, .
[[35mlola[0m][.] 78 EF EXCL 400/436 106/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 24192661 m, 49046 m/sec, 29908938 t fired, .
[[35mlola[0m][.] 80 EF FNDP 565/2662 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7632440 attempts, .
[[35mlola[0m][.] 83 EF FNDP 472/2662 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1384737 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 450/1106 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2529561 attempts, .
[[35mlola[0m][.] 78 EF EXCL 405/436 107/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 24468335 m, 55134 m/sec, 30255326 t fired, .
[[35mlola[0m][.] 80 EF FNDP 570/2657 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7713262 attempts, .
[[35mlola[0m][.] 83 EF FNDP 477/2657 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1401793 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 455/1101 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2550780 attempts, .
[[35mlola[0m][.] 78 EF EXCL 410/436 109/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 24729616 m, 52256 m/sec, 30598379 t fired, .
[[35mlola[0m][.] 80 EF FNDP 575/2652 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7787476 attempts, .
[[35mlola[0m][.] 83 EF FNDP 482/2652 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1418865 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 460/1096 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2575653 attempts, .
[[35mlola[0m][.] 78 EF EXCL 415/436 110/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 25005795 m, 55235 m/sec, 30961763 t fired, .
[[35mlola[0m][.] 80 EF FNDP 580/2647 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7860106 attempts, .
[[35mlola[0m][.] 83 EF FNDP 487/2647 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1432746 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 465/1091 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2602726 attempts, .
[[35mlola[0m][.] 78 EF EXCL 420/436 111/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 25311503 m, 61141 m/sec, 31346052 t fired, .
[[35mlola[0m][.] 80 EF FNDP 585/2642 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7930689 attempts, .
[[35mlola[0m][.] 83 EF FNDP 492/2642 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1449303 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 470/1086 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2641606 attempts, .
[[35mlola[0m][.] 78 EF EXCL 425/436 112/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 25613268 m, 60353 m/sec, 31716215 t fired, .
[[35mlola[0m][.] 80 EF FNDP 590/2637 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 7987181 attempts, .
[[35mlola[0m][.] 83 EF FNDP 497/2637 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1466117 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 475/1081 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2673085 attempts, .
[[35mlola[0m][.] 78 EF EXCL 430/436 114/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 25870159 m, 51378 m/sec, 32046144 t fired, .
[[35mlola[0m][.] 80 EF FNDP 595/2632 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8060666 attempts, .
[[35mlola[0m][.] 83 EF FNDP 502/2632 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1482236 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 3 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 480/1076 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2700115 attempts, .
[[35mlola[0m][.] 78 EF EXCL 435/436 115/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 26162268 m, 58421 m/sec, 32385800 t fired, .
[[35mlola[0m][.] 80 EF FNDP 600/2627 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8121772 attempts, .
[[35mlola[0m][.] 83 EF FNDP 507/2627 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1496893 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 78 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF 0 1 0 0 4 0 0 1
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 1 1 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 485/1071 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2737202 attempts, .
[[35mlola[0m][.] 80 EF FNDP 605/2622 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8184288 attempts, .
[[35mlola[0m][.] 83 EF FNDP 512/2622 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1511806 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 436 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3166
[[35mlola[0m][I] fired transitions : 4513
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 48 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 523 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 490/1066 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2773758 attempts, .
[[35mlola[0m][.] 80 EF FNDP 610/2617 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8243642 attempts, .
[[35mlola[0m][.] 83 EF FNDP 517/2617 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1529387 attempts, .
[[35mlola[0m][.] 85 EF EXCL 5/523 2/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 313067 m, 62613 m/sec, 382006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 495/1061 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2812780 attempts, .
[[35mlola[0m][.] 80 EF FNDP 615/2612 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8322091 attempts, .
[[35mlola[0m][.] 83 EF FNDP 522/2612 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1546556 attempts, .
[[35mlola[0m][.] 85 EF EXCL 10/523 4/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 666619 m, 70710 m/sec, 819858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 500/1056 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2844938 attempts, .
[[35mlola[0m][.] 80 EF FNDP 620/2607 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8429276 attempts, .
[[35mlola[0m][.] 83 EF FNDP 527/2607 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1565781 attempts, .
[[35mlola[0m][.] 85 EF EXCL 15/523 5/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 979173 m, 62510 m/sec, 1213931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 505/1051 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2887400 attempts, .
[[35mlola[0m][.] 80 EF FNDP 625/2602 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8523564 attempts, .
[[35mlola[0m][.] 83 EF FNDP 532/2602 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1585404 attempts, .
[[35mlola[0m][.] 85 EF EXCL 20/523 7/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1334051 m, 70975 m/sec, 1653764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 510/1046 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2940501 attempts, .
[[35mlola[0m][.] 80 EF FNDP 630/2597 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8601870 attempts, .
[[35mlola[0m][.] 83 EF FNDP 537/2597 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1600579 attempts, .
[[35mlola[0m][.] 85 EF EXCL 25/523 8/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1655476 m, 64285 m/sec, 2058795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 515/1041 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 2985173 attempts, .
[[35mlola[0m][.] 80 EF FNDP 635/2592 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8694247 attempts, .
[[35mlola[0m][.] 83 EF FNDP 542/2592 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1620551 attempts, .
[[35mlola[0m][.] 85 EF EXCL 30/523 10/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1995609 m, 68026 m/sec, 2473877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 520/1036 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3026826 attempts, .
[[35mlola[0m][.] 80 EF FNDP 640/2587 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8770910 attempts, .
[[35mlola[0m][.] 83 EF FNDP 547/2587 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1637731 attempts, .
[[35mlola[0m][.] 85 EF EXCL 35/523 11/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2319304 m, 64739 m/sec, 2878552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 525/1031 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3061376 attempts, .
[[35mlola[0m][.] 80 EF FNDP 645/2582 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8846055 attempts, .
[[35mlola[0m][.] 83 EF FNDP 552/2582 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1657010 attempts, .
[[35mlola[0m][.] 85 EF EXCL 40/523 12/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2586040 m, 53347 m/sec, 3217164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 530/1026 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3089741 attempts, .
[[35mlola[0m][.] 80 EF FNDP 650/2577 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8904431 attempts, .
[[35mlola[0m][.] 83 EF FNDP 557/2577 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1672534 attempts, .
[[35mlola[0m][.] 85 EF EXCL 45/523 13/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2818714 m, 46534 m/sec, 3513335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 535/1021 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3121665 attempts, .
[[35mlola[0m][.] 80 EF FNDP 655/2572 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 8959240 attempts, .
[[35mlola[0m][.] 83 EF FNDP 562/2572 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1688244 attempts, .
[[35mlola[0m][.] 85 EF EXCL 50/523 14/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3086626 m, 53582 m/sec, 3838971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 540/1016 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3145437 attempts, .
[[35mlola[0m][.] 80 EF FNDP 660/2567 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9040626 attempts, .
[[35mlola[0m][.] 83 EF FNDP 567/2567 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1701185 attempts, .
[[35mlola[0m][.] 85 EF EXCL 55/523 16/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3374802 m, 57635 m/sec, 4208491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 545/1011 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3169527 attempts, .
[[35mlola[0m][.] 80 EF FNDP 665/2562 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9104301 attempts, .
[[35mlola[0m][.] 83 EF FNDP 572/2562 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1716702 attempts, .
[[35mlola[0m][.] 85 EF EXCL 60/523 17/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3675931 m, 60225 m/sec, 4573427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 550/1006 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3193080 attempts, .
[[35mlola[0m][.] 80 EF FNDP 670/2557 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9159120 attempts, .
[[35mlola[0m][.] 83 EF FNDP 577/2557 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1733422 attempts, .
[[35mlola[0m][.] 85 EF EXCL 65/523 18/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 3989072 m, 62628 m/sec, 4977324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 555/1001 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3218825 attempts, .
[[35mlola[0m][.] 80 EF FNDP 675/2552 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9207871 attempts, .
[[35mlola[0m][.] 83 EF FNDP 582/2552 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1750334 attempts, .
[[35mlola[0m][.] 85 EF EXCL 70/523 20/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4287325 m, 59650 m/sec, 5351731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 560/996 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3242657 attempts, .
[[35mlola[0m][.] 80 EF FNDP 680/2547 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9284837 attempts, .
[[35mlola[0m][.] 83 EF FNDP 587/2547 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1764884 attempts, .
[[35mlola[0m][.] 85 EF EXCL 75/523 21/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4548924 m, 52319 m/sec, 5666752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 565/991 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3272818 attempts, .
[[35mlola[0m][.] 80 EF FNDP 685/2542 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9336472 attempts, .
[[35mlola[0m][.] 83 EF FNDP 592/2542 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1781314 attempts, .
[[35mlola[0m][.] 85 EF EXCL 80/523 22/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 4821392 m, 54493 m/sec, 6020067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 570/986 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3305537 attempts, .
[[35mlola[0m][.] 80 EF FNDP 690/2537 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9399957 attempts, .
[[35mlola[0m][.] 83 EF FNDP 597/2537 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1795587 attempts, .
[[35mlola[0m][.] 85 EF EXCL 85/523 24/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5120745 m, 59870 m/sec, 6402663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 575/981 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3330160 attempts, .
[[35mlola[0m][.] 80 EF FNDP 695/2532 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9488202 attempts, .
[[35mlola[0m][.] 83 EF FNDP 602/2532 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1809515 attempts, .
[[35mlola[0m][.] 85 EF EXCL 90/523 25/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5414246 m, 58700 m/sec, 6751419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 580/976 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3360437 attempts, .
[[35mlola[0m][.] 80 EF FNDP 700/2527 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9542190 attempts, .
[[35mlola[0m][.] 83 EF FNDP 607/2527 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1828235 attempts, .
[[35mlola[0m][.] 85 EF EXCL 95/523 26/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5652829 m, 47716 m/sec, 7051767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 585/971 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3388049 attempts, .
[[35mlola[0m][.] 80 EF FNDP 705/2522 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9603352 attempts, .
[[35mlola[0m][.] 83 EF FNDP 612/2522 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1846770 attempts, .
[[35mlola[0m][.] 85 EF EXCL 100/523 27/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 5897867 m, 49007 m/sec, 7385579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 590/966 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3413439 attempts, .
[[35mlola[0m][.] 80 EF FNDP 710/2517 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9667771 attempts, .
[[35mlola[0m][.] 83 EF FNDP 617/2517 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1860235 attempts, .
[[35mlola[0m][.] 85 EF EXCL 105/523 29/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6212973 m, 63021 m/sec, 7772532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 595/961 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3442658 attempts, .
[[35mlola[0m][.] 80 EF FNDP 715/2512 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9737474 attempts, .
[[35mlola[0m][.] 83 EF FNDP 622/2512 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1874558 attempts, .
[[35mlola[0m][.] 85 EF EXCL 110/523 30/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6564931 m, 70391 m/sec, 8192138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 600/956 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3476364 attempts, .
[[35mlola[0m][.] 80 EF FNDP 720/2507 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9804386 attempts, .
[[35mlola[0m][.] 83 EF FNDP 627/2507 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1894652 attempts, .
[[35mlola[0m][.] 85 EF EXCL 115/523 31/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 6859592 m, 58932 m/sec, 8577272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 605/951 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3510836 attempts, .
[[35mlola[0m][.] 80 EF FNDP 725/2502 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9909437 attempts, .
[[35mlola[0m][.] 83 EF FNDP 632/2502 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1912913 attempts, .
[[35mlola[0m][.] 85 EF EXCL 120/523 33/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7153822 m, 58846 m/sec, 8955284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 610/946 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3546378 attempts, .
[[35mlola[0m][.] 80 EF FNDP 730/2497 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 9995207 attempts, .
[[35mlola[0m][.] 83 EF FNDP 637/2497 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1931969 attempts, .
[[35mlola[0m][.] 85 EF EXCL 125/523 34/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7481348 m, 65505 m/sec, 9355837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 615/941 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3593892 attempts, .
[[35mlola[0m][.] 80 EF FNDP 735/2492 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10077434 attempts, .
[[35mlola[0m][.] 83 EF FNDP 642/2492 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1953417 attempts, .
[[35mlola[0m][.] 85 EF EXCL 130/523 36/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 7785804 m, 60891 m/sec, 9724008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 620/936 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3639637 attempts, .
[[35mlola[0m][.] 80 EF FNDP 740/2487 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10174726 attempts, .
[[35mlola[0m][.] 83 EF FNDP 647/2487 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1972901 attempts, .
[[35mlola[0m][.] 85 EF EXCL 135/523 37/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 8106209 m, 64081 m/sec, 10142994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 625/931 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3679692 attempts, .
[[35mlola[0m][.] 80 EF FNDP 745/2482 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10263294 attempts, .
[[35mlola[0m][.] 83 EF FNDP 652/2482 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 1995173 attempts, .
[[35mlola[0m][.] 85 EF EXCL 140/523 38/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 8407068 m, 60171 m/sec, 10536301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 630/926 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3718676 attempts, .
[[35mlola[0m][.] 80 EF FNDP 750/2477 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10331382 attempts, .
[[35mlola[0m][.] 83 EF FNDP 657/2477 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2021660 attempts, .
[[35mlola[0m][.] 85 EF EXCL 145/523 40/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 8710141 m, 60614 m/sec, 10919431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 635/921 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3757493 attempts, .
[[35mlola[0m][.] 80 EF FNDP 755/2472 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10406670 attempts, .
[[35mlola[0m][.] 83 EF FNDP 662/2472 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2043789 attempts, .
[[35mlola[0m][.] 85 EF EXCL 150/523 41/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 9036768 m, 65325 m/sec, 11301364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 640/916 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3791338 attempts, .
[[35mlola[0m][.] 80 EF FNDP 760/2467 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10498780 attempts, .
[[35mlola[0m][.] 83 EF FNDP 667/2467 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2062141 attempts, .
[[35mlola[0m][.] 85 EF EXCL 155/523 43/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 9357811 m, 64208 m/sec, 11707888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 645/911 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3829290 attempts, .
[[35mlola[0m][.] 80 EF FNDP 765/2462 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10579079 attempts, .
[[35mlola[0m][.] 83 EF FNDP 672/2462 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2080427 attempts, .
[[35mlola[0m][.] 85 EF EXCL 160/523 44/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 9664219 m, 61281 m/sec, 12105404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 650/906 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3859960 attempts, .
[[35mlola[0m][.] 80 EF FNDP 770/2457 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10648049 attempts, .
[[35mlola[0m][.] 83 EF FNDP 677/2457 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2093815 attempts, .
[[35mlola[0m][.] 85 EF EXCL 165/523 46/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 9998424 m, 66841 m/sec, 12534262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 655/901 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3900791 attempts, .
[[35mlola[0m][.] 80 EF FNDP 775/2452 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10749106 attempts, .
[[35mlola[0m][.] 83 EF FNDP 682/2452 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2109156 attempts, .
[[35mlola[0m][.] 85 EF EXCL 170/523 47/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 10310500 m, 62415 m/sec, 12923457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 660/896 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3944722 attempts, .
[[35mlola[0m][.] 80 EF FNDP 780/2447 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10817056 attempts, .
[[35mlola[0m][.] 83 EF FNDP 687/2447 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2129461 attempts, .
[[35mlola[0m][.] 85 EF EXCL 175/523 48/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 10653706 m, 68641 m/sec, 13331464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 665/891 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 3991746 attempts, .
[[35mlola[0m][.] 80 EF FNDP 785/2442 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10886178 attempts, .
[[35mlola[0m][.] 83 EF FNDP 692/2442 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2153579 attempts, .
[[35mlola[0m][.] 85 EF EXCL 180/523 50/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 10946438 m, 58546 m/sec, 13705968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 670/886 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4039260 attempts, .
[[35mlola[0m][.] 80 EF FNDP 790/2437 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 10958609 attempts, .
[[35mlola[0m][.] 83 EF FNDP 697/2437 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2173605 attempts, .
[[35mlola[0m][.] 85 EF EXCL 185/523 51/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 11267779 m, 64268 m/sec, 14121812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 675/881 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4085069 attempts, .
[[35mlola[0m][.] 80 EF FNDP 795/2432 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11063450 attempts, .
[[35mlola[0m][.] 83 EF FNDP 702/2432 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2190812 attempts, .
[[35mlola[0m][.] 85 EF EXCL 190/523 53/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 11584340 m, 63312 m/sec, 14535460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 680/876 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4124622 attempts, .
[[35mlola[0m][.] 80 EF FNDP 800/2427 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11153603 attempts, .
[[35mlola[0m][.] 83 EF FNDP 707/2427 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2206185 attempts, .
[[35mlola[0m][.] 85 EF EXCL 195/523 54/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 11928380 m, 68808 m/sec, 14971087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 685/871 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4163489 attempts, .
[[35mlola[0m][.] 80 EF FNDP 805/2422 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11237668 attempts, .
[[35mlola[0m][.] 83 EF FNDP 712/2422 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2223240 attempts, .
[[35mlola[0m][.] 85 EF EXCL 200/523 56/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 12279490 m, 70222 m/sec, 15377574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 690/866 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4192484 attempts, .
[[35mlola[0m][.] 80 EF FNDP 810/2417 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11324989 attempts, .
[[35mlola[0m][.] 83 EF FNDP 717/2417 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2243808 attempts, .
[[35mlola[0m][.] 85 EF EXCL 205/523 57/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 12617559 m, 67613 m/sec, 15800469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 695/861 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4222363 attempts, .
[[35mlola[0m][.] 80 EF FNDP 815/2412 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11420175 attempts, .
[[35mlola[0m][.] 83 EF FNDP 722/2412 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2260053 attempts, .
[[35mlola[0m][.] 85 EF EXCL 210/523 59/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 12934190 m, 63326 m/sec, 16202042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 700/856 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4268129 attempts, .
[[35mlola[0m][.] 80 EF FNDP 820/2407 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11505073 attempts, .
[[35mlola[0m][.] 83 EF FNDP 727/2407 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2280056 attempts, .
[[35mlola[0m][.] 85 EF EXCL 215/523 60/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 13233288 m, 59819 m/sec, 16599719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 705/851 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4299058 attempts, .
[[35mlola[0m][.] 80 EF FNDP 825/2402 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11580878 attempts, .
[[35mlola[0m][.] 83 EF FNDP 732/2402 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2305047 attempts, .
[[35mlola[0m][.] 85 EF EXCL 220/523 62/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 13568830 m, 67108 m/sec, 17030894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 710/846 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4335967 attempts, .
[[35mlola[0m][.] 80 EF FNDP 830/2397 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11643859 attempts, .
[[35mlola[0m][.] 83 EF FNDP 737/2397 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2327528 attempts, .
[[35mlola[0m][.] 85 EF EXCL 225/523 63/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 13840941 m, 54422 m/sec, 17380155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 715/841 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4367644 attempts, .
[[35mlola[0m][.] 80 EF FNDP 835/2392 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11704312 attempts, .
[[35mlola[0m][.] 83 EF FNDP 742/2392 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2351712 attempts, .
[[35mlola[0m][.] 85 EF EXCL 230/523 64/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 14170568 m, 65925 m/sec, 17756390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 720/836 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4410336 attempts, .
[[35mlola[0m][.] 80 EF FNDP 840/2387 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11788283 attempts, .
[[35mlola[0m][.] 83 EF FNDP 747/2387 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2366294 attempts, .
[[35mlola[0m][.] 85 EF EXCL 235/523 66/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 14510402 m, 67966 m/sec, 18177203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 725/831 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4447868 attempts, .
[[35mlola[0m][.] 80 EF FNDP 845/2382 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11853889 attempts, .
[[35mlola[0m][.] 83 EF FNDP 752/2382 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2385713 attempts, .
[[35mlola[0m][.] 85 EF EXCL 240/523 67/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 14843315 m, 66582 m/sec, 18605823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 730/826 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4488519 attempts, .
[[35mlola[0m][.] 80 EF FNDP 850/2377 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 11976341 attempts, .
[[35mlola[0m][.] 83 EF FNDP 757/2377 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2400449 attempts, .
[[35mlola[0m][.] 85 EF EXCL 245/523 69/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 15173876 m, 66112 m/sec, 19039614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 735/821 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4524549 attempts, .
[[35mlola[0m][.] 80 EF FNDP 855/2372 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12057646 attempts, .
[[35mlola[0m][.] 83 EF FNDP 762/2372 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2423542 attempts, .
[[35mlola[0m][.] 85 EF EXCL 250/523 70/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 15513000 m, 67824 m/sec, 19493529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 740/816 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4562999 attempts, .
[[35mlola[0m][.] 80 EF FNDP 860/2367 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12145714 attempts, .
[[35mlola[0m][.] 83 EF FNDP 767/2367 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2441048 attempts, .
[[35mlola[0m][.] 85 EF EXCL 255/523 72/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 15848240 m, 67048 m/sec, 19902298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 745/811 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4592418 attempts, .
[[35mlola[0m][.] 80 EF FNDP 865/2362 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12252734 attempts, .
[[35mlola[0m][.] 83 EF FNDP 772/2362 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2469389 attempts, .
[[35mlola[0m][.] 85 EF EXCL 260/523 73/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 16161281 m, 62608 m/sec, 20289013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 750/806 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4626997 attempts, .
[[35mlola[0m][.] 80 EF FNDP 870/2357 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12368959 attempts, .
[[35mlola[0m][.] 83 EF FNDP 777/2357 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2485282 attempts, .
[[35mlola[0m][.] 85 EF EXCL 265/523 74/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 16444193 m, 56582 m/sec, 20618319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 755/801 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4664511 attempts, .
[[35mlola[0m][.] 80 EF FNDP 875/2352 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12468713 attempts, .
[[35mlola[0m][.] 83 EF FNDP 782/2352 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2507945 attempts, .
[[35mlola[0m][.] 85 EF EXCL 270/523 76/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 16772921 m, 65745 m/sec, 21022432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 760/796 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4700804 attempts, .
[[35mlola[0m][.] 80 EF FNDP 880/2347 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12562614 attempts, .
[[35mlola[0m][.] 83 EF FNDP 787/2347 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2525035 attempts, .
[[35mlola[0m][.] 85 EF EXCL 275/523 77/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 17113960 m, 68207 m/sec, 21463802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 765/791 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4747899 attempts, .
[[35mlola[0m][.] 80 EF FNDP 885/2342 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12683056 attempts, .
[[35mlola[0m][.] 83 EF FNDP 792/2342 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2541113 attempts, .
[[35mlola[0m][.] 85 EF EXCL 280/523 79/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 17407965 m, 58801 m/sec, 21851956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 770/786 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4793137 attempts, .
[[35mlola[0m][.] 80 EF FNDP 890/2337 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12755570 attempts, .
[[35mlola[0m][.] 83 EF FNDP 797/2337 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2563869 attempts, .
[[35mlola[0m][.] 85 EF EXCL 285/523 80/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 17701380 m, 58683 m/sec, 22242338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 2 0 1 1 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 76 EF FNDP 775/781 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 4823678 attempts, .
[[35mlola[0m][.] 80 EF FNDP 895/2332 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12856173 attempts, .
[[35mlola[0m][.] 83 EF FNDP 802/2332 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2580442 attempts, .
[[35mlola[0m][.] 85 EF EXCL 290/523 82/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 18024844 m, 64692 m/sec, 22647381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 76 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12: EF 0 0 2 0 3 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13: EF 0 1 1 0 1 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF FNDP 900/2327 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13 12967368 attempts, .
[[35mlola[0m][.] 83 EF FNDP 807/2327 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 2595088 attempts, .
[[35mlola[0m][.] 85 EF EXCL 295/523 83/2000 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-12 18298695 m, 54770 m/sec, 22993746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 51 SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 4860265
[[35mlola[0m][I] time used : 780
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-04: EF true state space[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-03: CONJ 0 2 0 0 3 2 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m36-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d1m36"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d1m36, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811800074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d1m36.tgz
mv SieveSingleMsgMbox-PT-d1m36 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;