About the Execution of LoLA for SieveSingleMsgMbox-PT-d1m18
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1363.779 | 105753.00 | 106975.00 | 305.50 | TFTTTFTTTFTFTTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811800067.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d1m18, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811800067
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 820K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.7K Apr 12 19:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 46K Apr 12 19:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 19:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 12 19:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 450K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717062885565
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 106 secs. Pages in use: 50
BK_STOP 1717062991318
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 0 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/SRCH) for 9 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,1036 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/SRCH) for 18 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-00 stopped (result already fixed).
[[35mlola[0m][I] planning for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-06 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 51 (type SKEL/SRCH) for 30 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 27 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/SRCH) for 33 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] planning for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-11 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/SRCH) for 42 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] planning for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-09 stopped (result already fixed).
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-03
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-12
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-10
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-04
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 45 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 12 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 39 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 439
[[35mlola[0m][I] fired transitions : 747
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/1799 3/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 296703 m, 59340 m/sec, 638467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/1799 5/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 593999 m, 59459 m/sec, 1289672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/1799 7/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 906893 m, 62578 m/sec, 1968287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/1799 10/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 1221402 m, 62901 m/sec, 2654642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/1799 12/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 1529238 m, 61567 m/sec, 3337901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 30/1799 15/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 1846677 m, 63487 m/sec, 4027346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 35/1799 17/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 2160093 m, 62683 m/sec, 4709620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 40/1799 19/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 2470475 m, 62076 m/sec, 5396205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 45/1799 22/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 2787081 m, 63321 m/sec, 6080239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 50/1799 24/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 3097695 m, 62122 m/sec, 6762356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 55/1799 26/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 3405314 m, 61523 m/sec, 7445220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 60/1799 29/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 3715817 m, 62100 m/sec, 8140356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 65/1799 31/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 4035612 m, 63959 m/sec, 8816447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 70/1799 34/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 4343872 m, 61652 m/sec, 9495819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 75/1799 36/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 4642590 m, 59743 m/sec, 10176126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 80/1799 38/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 4958554 m, 63192 m/sec, 10859483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 85/1799 41/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 5268112 m, 61911 m/sec, 11549303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 90/1799 43/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 5584769 m, 63331 m/sec, 12222676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 95/1799 45/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 5891419 m, 61330 m/sec, 12902772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-00: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-09: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-11: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d1m18-LTLCardinality-14: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 100/1799 47/2000 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15 6184737 m, 58663 m/sec, 13574916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6466292
[[35mlola[0m][I] fired transitions : 14218882
[[35mlola[0m][I] time used : 105
[[35mlola[0m][I] memory pages used : 50
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13
[[35mlola[0m][I] time limit : 3494 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d1m18-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d1m18"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d1m18, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811800067"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d1m18.tgz
mv SieveSingleMsgMbox-PT-d1m18 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;