About the Execution of LoLA for SieveSingleMsgMbox-PT-d0m96
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.571 | 550965.00 | 446035.00 | 2641.60 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811700044.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d0m96, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811700044
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Apr 12 19:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 80K Apr 12 19:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 12 19:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 12 19:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 57K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717058655946
BK_STOP 1717059206911
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,190 places removed
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 SieveSingleMsgMbox-PT-d0m96-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d0m96-LTLFireability-00
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 24 SieveSingleMsgMbox-PT-d0m96-LTLFireability-08
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d0m96-LTLFireability-02
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d0m96-LTLFireability-04
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 SieveSingleMsgMbox-PT-d0m96-LTLFireability-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 SieveSingleMsgMbox-PT-d0m96-LTLFireability-12
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 SieveSingleMsgMbox-PT-d0m96-LTLFireability-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 SieveSingleMsgMbox-PT-d0m96-LTLFireability-10
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 SieveSingleMsgMbox-PT-d0m96-LTLFireability-15
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 SieveSingleMsgMbox-PT-d0m96-LTLFireability-09
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 SieveSingleMsgMbox-PT-d0m96-LTLFireability-07
[[35mlola[0m][I] time limit : 600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d0m96-LTLFireability-06
[[35mlola[0m][I] time limit : 720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 160
[[35mlola[0m][I] fired transitions : 265
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 SieveSingleMsgMbox-PT-d0m96-LTLFireability-14
[[35mlola[0m][I] time limit : 900 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d0m96-LTLFireability-01
[[35mlola[0m][I] time limit : 1800 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05
[[35mlola[0m][I] time limit : 3600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/3600 11/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 1445485 m, 289097 m/sec, 2871179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/3600 21/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 2900072 m, 290917 m/sec, 5775424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/3600 29/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 4051782 m, 230342 m/sec, 8290937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/3600 38/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 5330818 m, 255807 m/sec, 11150645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/3600 47/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 6637993 m, 261435 m/sec, 14082072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/3600 56/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 7913015 m, 255004 m/sec, 16975080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/3600 65/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 9122131 m, 241823 m/sec, 19841239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/3600 73/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 10360695 m, 247712 m/sec, 22780890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/3600 82/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 11601161 m, 248093 m/sec, 25607189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/3600 90/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 12779687 m, 235705 m/sec, 28359943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/3600 99/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 14009758 m, 246014 m/sec, 31188912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/3600 107/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 15246459 m, 247340 m/sec, 34049058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/3600 115/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 16400257 m, 230759 m/sec, 36949434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/3600 124/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 17614696 m, 242887 m/sec, 39792200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/3600 132/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 18815120 m, 240084 m/sec, 42586186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/3600 140/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 19921846 m, 221345 m/sec, 45451657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/3600 147/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 21061435 m, 227917 m/sec, 48259666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/3600 155/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 22224936 m, 232700 m/sec, 51063293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/3600 163/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 23380928 m, 231198 m/sec, 53803081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/3600 172/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 24566583 m, 237131 m/sec, 56588896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/3600 179/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 25699354 m, 226554 m/sec, 59473382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/3600 188/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 26899050 m, 239939 m/sec, 62301165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/3600 196/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 28092260 m, 238642 m/sec, 65136802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/3600 204/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 29274245 m, 236397 m/sec, 67899906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/3600 212/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 30400804 m, 225311 m/sec, 70722946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/3600 220/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 31536522 m, 227143 m/sec, 73400658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/3600 228/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 32659615 m, 224618 m/sec, 76202981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/3600 235/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 33745306 m, 217138 m/sec, 78882674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/3600 243/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 34861062 m, 223151 m/sec, 81752173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/3600 251/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 36036757 m, 235139 m/sec, 84581024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/3600 259/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 37247073 m, 242063 m/sec, 87377037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/3600 267/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 38372691 m, 225123 m/sec, 90126873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/3600 275/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 39466224 m, 218706 m/sec, 92919008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/3600 283/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 40643144 m, 235384 m/sec, 95685644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/3600 290/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 41752404 m, 221852 m/sec, 98358383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/3600 298/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 42858825 m, 221284 m/sec, 101142844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/3600 306/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 43949634 m, 218161 m/sec, 103845842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/3600 313/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 45045229 m, 219119 m/sec, 106581533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/3600 321/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 46183984 m, 227751 m/sec, 109292790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/3600 329/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 47332491 m, 229701 m/sec, 111995573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/3600 337/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 48450901 m, 223682 m/sec, 114674755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/3600 344/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 49515742 m, 212968 m/sec, 117570290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/3600 352/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 50628701 m, 222591 m/sec, 120190702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/3600 359/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 51737567 m, 221773 m/sec, 122958452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/3600 367/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 52882822 m, 229051 m/sec, 125751990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/3600 375/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 53964253 m, 216286 m/sec, 128442443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/3600 382/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 55030508 m, 213251 m/sec, 131362358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/3600 389/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 56135667 m, 221031 m/sec, 134112224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/3600 397/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 57241363 m, 221139 m/sec, 136901575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/3600 405/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 58335538 m, 218835 m/sec, 139596547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/3600 412/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 59479172 m, 228726 m/sec, 142247263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/3600 420/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 60550618 m, 214289 m/sec, 144967573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/3600 427/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 61617852 m, 213446 m/sec, 147864028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/3600 435/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 62757006 m, 227830 m/sec, 150569154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/3600 442/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 63804177 m, 209434 m/sec, 153402316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/3600 450/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 64910317 m, 221228 m/sec, 156199693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/3600 457/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 65975172 m, 212971 m/sec, 158930643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/3600 465/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 67141151 m, 233195 m/sec, 161694997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/3600 473/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 68233777 m, 218525 m/sec, 164366309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/3600 480/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 69331631 m, 219570 m/sec, 167050713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/3600 488/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 70509658 m, 235605 m/sec, 169917554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/3600 496/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 71595099 m, 217088 m/sec, 172517719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/3600 504/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 72762109 m, 233402 m/sec, 175246918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/3600 511/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 73818268 m, 211231 m/sec, 178055384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/3600 518/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 74893286 m, 215003 m/sec, 180860295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/3600 526/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 75961797 m, 213702 m/sec, 183528389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/3600 533/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 77013803 m, 210401 m/sec, 186206277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/3600 540/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 78097541 m, 216747 m/sec, 188864570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 345/3600 548/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 79235515 m, 227594 m/sec, 191632685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 350/3600 556/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 80319153 m, 216727 m/sec, 194340084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 355/3600 563/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 81383450 m, 212859 m/sec, 197048461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 360/3600 570/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 82432119 m, 209733 m/sec, 199880548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 365/3600 578/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 83510236 m, 215623 m/sec, 202551137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 370/3600 585/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 84629679 m, 223888 m/sec, 205310537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 375/3600 593/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 85687926 m, 211649 m/sec, 207990641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 380/3600 601/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 86857032 m, 233821 m/sec, 210776948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 385/3600 608/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 87897743 m, 208142 m/sec, 213534431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 390/3600 614/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 88893095 m, 199070 m/sec, 216356322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 395/3600 622/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 89965114 m, 214403 m/sec, 219032838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 400/3600 629/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 90999016 m, 206780 m/sec, 221721809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 405/3600 636/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 92039677 m, 208132 m/sec, 224547096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 410/3600 643/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 93104068 m, 212878 m/sec, 227147290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 415/3600 650/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 94176133 m, 214413 m/sec, 229930376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 420/3600 658/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 95238097 m, 212392 m/sec, 232656342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 425/3600 665/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 96279306 m, 208241 m/sec, 235237475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 430/3600 672/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 97342424 m, 212623 m/sec, 237794429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 435/3600 679/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 98338945 m, 199304 m/sec, 240246699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 468/3600 679/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 98340961 m, 403 m/sec, 240251234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 493/3600 679/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 98341065 m, 20 m/sec, 240251472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m96-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m96-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m96-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 534/3600 679/2000 SieveSingleMsgMbox-PT-d0m96-LTLFireability-05 98341202 m, 27 m/sec, 240251780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d0m96"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d0m96, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811700044"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d0m96.tgz
mv SieveSingleMsgMbox-PT-d0m96 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;