About the Execution of LoLA for SieveSingleMsgMbox-PT-d0m36
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.363 | 625418.00 | 614265.00 | 2619.60 | ?T????????F????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683811700026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SieveSingleMsgMbox-PT-d0m36, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683811700026
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 19:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 12 19:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 12 19:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Apr 12 19:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 57K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14
FORMULA_NAME SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717050157262
FORMULA SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717050782680
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,190 places removed
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 31 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 97
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 556
[[35mlola[0m][I] fired transitions : 658
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 28 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 48 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 48 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/240 7/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 1490188 m, 298037 m/sec, 2060255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/240 14/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 2960944 m, 294151 m/sec, 4256068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 15/240 21/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 4389385 m, 285688 m/sec, 6408915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 20/240 27/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 5797921 m, 281707 m/sec, 8597575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 25/240 33/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 7185960 m, 277607 m/sec, 10782101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 30/240 40/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 8569224 m, 276652 m/sec, 12966200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 35/240 46/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 9943522 m, 274859 m/sec, 15101131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 40/240 52/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 11330531 m, 277401 m/sec, 17288816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 45/240 58/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 12698984 m, 273690 m/sec, 19448129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 50/240 64/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 14047089 m, 269621 m/sec, 21616225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 55/240 70/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 15396869 m, 269956 m/sec, 23768321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 60/240 76/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 16718578 m, 264341 m/sec, 25919279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 65/240 82/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 18052599 m, 266804 m/sec, 28072425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 70/240 88/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 19401395 m, 269759 m/sec, 30252673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 75/240 95/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 20751647 m, 270050 m/sec, 32418936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 80/240 101/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 22081849 m, 266040 m/sec, 34573820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 85/240 106/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 23398006 m, 263231 m/sec, 36734784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 90/240 112/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 24741492 m, 268697 m/sec, 38913198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 95/240 118/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 26072065 m, 266114 m/sec, 41050465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 100/240 124/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 27386113 m, 262809 m/sec, 43183589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 105/240 130/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 28700642 m, 262905 m/sec, 45351906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 110/240 136/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 30019917 m, 263855 m/sec, 47539050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 115/240 142/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 31350024 m, 266021 m/sec, 49746695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 120/240 148/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 32655361 m, 261067 m/sec, 51973531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 125/240 154/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 33908351 m, 250598 m/sec, 54116030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 130/240 159/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 35126726 m, 243675 m/sec, 56234538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 135/240 165/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 36377084 m, 250071 m/sec, 58375525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 140/240 170/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 37628460 m, 250275 m/sec, 60511388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 145/240 176/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 38817587 m, 237825 m/sec, 62581404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 150/240 181/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 40048429 m, 246168 m/sec, 64687567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 155/240 187/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 41320414 m, 254397 m/sec, 66846041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 160/240 193/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 42584849 m, 252887 m/sec, 69003045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 165/240 199/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 43931713 m, 269372 m/sec, 71252896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 170/240 204/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 45154644 m, 244586 m/sec, 73166288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 175/240 209/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 46302484 m, 229568 m/sec, 75016382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 180/240 214/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 47433774 m, 226258 m/sec, 76869102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 185/240 219/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 48543467 m, 221938 m/sec, 78692101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 190/240 224/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 49656334 m, 222573 m/sec, 80531649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 195/240 229/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 50749950 m, 218723 m/sec, 82364622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 200/240 234/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 51840654 m, 218140 m/sec, 84202720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 205/240 239/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 52938422 m, 219553 m/sec, 86046291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 210/240 244/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 54043149 m, 220945 m/sec, 87929947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 215/240 249/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 55140861 m, 219542 m/sec, 89779376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 220/240 254/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 56238826 m, 219593 m/sec, 91667611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 225/240 259/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 57356980 m, 223630 m/sec, 93668503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 230/240 263/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 58372599 m, 203123 m/sec, 95638940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 235/240 267/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 59340289 m, 193538 m/sec, 97541750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 240/240 272/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 60280428 m, 188027 m/sec, 99451120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161
[[35mlola[0m][I] fired transitions : 308
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 573
[[35mlola[0m][I] fired transitions : 1419
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 335 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 5/335 7/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 1534332 m, 306866 m/sec, 2369394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 10/335 14/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 2985476 m, 290228 m/sec, 4654370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 15/335 20/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 4416993 m, 286303 m/sec, 6917603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 20/335 26/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 5842540 m, 285109 m/sec, 9196116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 25/335 33/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 7270739 m, 285639 m/sec, 11478963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 30/335 39/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 8693713 m, 284594 m/sec, 13750751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 35/335 45/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 10112482 m, 283753 m/sec, 16017454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 40/335 51/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 11508323 m, 279168 m/sec, 18244164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 45/335 58/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 12927506 m, 283836 m/sec, 20506930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 50/335 64/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 14326194 m, 279737 m/sec, 22737684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 55/335 70/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 15675231 m, 269807 m/sec, 24930188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 60/335 76/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 17073061 m, 279566 m/sec, 27155385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 65/335 82/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 18461236 m, 277635 m/sec, 29371596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 70/335 88/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 19837347 m, 275222 m/sec, 31607014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 75/335 95/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 21255626 m, 283655 m/sec, 33865836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 80/335 101/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 22638212 m, 276517 m/sec, 36111904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 85/335 107/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 24056153 m, 283588 m/sec, 38371687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 90/335 113/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 25414437 m, 271656 m/sec, 40580322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 95/335 119/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 26819619 m, 281036 m/sec, 42820812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 100/335 125/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 28156605 m, 267397 m/sec, 44997613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 105/335 131/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 29578704 m, 284419 m/sec, 47263641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 110/335 138/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 30944780 m, 273215 m/sec, 49485123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 115/335 144/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 32351580 m, 281360 m/sec, 51759421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 120/335 149/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 33564233 m, 242530 m/sec, 54141964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 125/335 155/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 34803972 m, 247947 m/sec, 56409035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 130/335 161/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 36191511 m, 277507 m/sec, 58785235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 135/335 167/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 37488761 m, 259450 m/sec, 61056902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 140/335 172/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 38725830 m, 247413 m/sec, 63229827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 145/335 177/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 39921935 m, 239221 m/sec, 65350417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 150/335 183/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 41136767 m, 242966 m/sec, 67504455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 155/335 188/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 42365593 m, 245765 m/sec, 69681118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 160/335 194/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 43597593 m, 246400 m/sec, 71863846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 165/335 199/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 44833250 m, 247131 m/sec, 74051910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 170/335 204/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 46070638 m, 247477 m/sec, 76239967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 175/335 210/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 47303179 m, 246508 m/sec, 78423366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 180/335 215/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 48478341 m, 235032 m/sec, 80539522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 185/335 221/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 49702439 m, 244819 m/sec, 82699306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 190/335 226/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 50864532 m, 232418 m/sec, 84783962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 195/335 231/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 52082069 m, 243507 m/sec, 86942871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 200/335 237/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 53324572 m, 248500 m/sec, 89144151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 205/335 242/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 54552664 m, 245618 m/sec, 91351458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 210/335 248/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 55790225 m, 247512 m/sec, 93543357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 215/335 253/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 56992365 m, 240428 m/sec, 95707419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 220/335 258/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 58213241 m, 244175 m/sec, 97865973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 225/335 263/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 59389259 m, 235203 m/sec, 99983295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 230/335 269/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 60583934 m, 238935 m/sec, 102139576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 235/335 274/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 61835408 m, 250294 m/sec, 104348047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 240/335 280/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 63044543 m, 241827 m/sec, 106525966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 245/335 285/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 64208663 m, 232824 m/sec, 108815207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 250/335 289/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 65256370 m, 209541 m/sec, 111159077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 255/335 294/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 66249685 m, 198663 m/sec, 113719908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 260/335 297/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 66966031 m, 143269 m/sec, 116960660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 265/335 300/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 67641324 m, 135058 m/sec, 120103087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 270/335 303/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 68301142 m, 131963 m/sec, 123265232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 275/335 306/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 68929044 m, 125580 m/sec, 126347082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 280/335 309/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 69567157 m, 127622 m/sec, 129450238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 285/335 312/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 70194353 m, 125439 m/sec, 132478961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 290/335 315/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 70824174 m, 125964 m/sec, 135563804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 295/335 318/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 71425585 m, 120282 m/sec, 138563208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 300/335 320/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 72028315 m, 120546 m/sec, 141587987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 305/335 323/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 72632405 m, 120818 m/sec, 144595887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 310/335 326/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 73204355 m, 114390 m/sec, 147558120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 315/335 329/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 73964783 m, 152085 m/sec, 150458398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 320/335 331/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 74393887 m, 85820 m/sec, 153579325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 325/335 334/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 74989801 m, 119182 m/sec, 156560726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 330/335 337/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 75616504 m, 125340 m/sec, 159622940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 335/335 339/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 76199179 m, 116535 m/sec, 162575723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 334 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 3010 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 5/334 9/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03 1783140 m, 356628 m/sec, 2479024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 10/334 16/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03 3443150 m, 332002 m/sec, 4986760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-01: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-09: CONJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-12: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SieveSingleMsgMbox-PT-d0m36-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 30/334 20/2000 SieveSingleMsgMbox-PT-d0m36-CTLFireability-2024-03 4156512 m, 142672 m/sec, 6062910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d0m36"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d0m36, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683811700026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d0m36.tgz
mv SieveSingleMsgMbox-PT-d0m36 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;