Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r373-tall-171683789600569.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is ShieldRVt-PT-002B, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r373-tall-171683789600569
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:55 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:55 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:55 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:55 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 11 21:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Apr 11 21:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 11 21:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 24K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-01
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-03
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-04
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-05
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-07
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-08
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-09
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-11
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-12
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-14
FORMULA_NAME ShieldRVt-PT-002B-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717012661083

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-002B
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-29 19:57:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-29 19:57:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-29 19:57:43] [INFO ] Load time of PNML (sax parser for PT used): 42 ms
[2024-05-29 19:57:43] [INFO ] Transformed 103 places.
[2024-05-29 19:57:43] [INFO ] Transformed 103 transitions.
[2024-05-29 19:57:43] [INFO ] Found NUPN structural information;
[2024-05-29 19:57:43] [INFO ] Parsed PT model containing 103 places and 103 transitions and 242 arcs in 115 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 16 ms.
Working with output stream class java.io.PrintStream
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 6 resets, run finished after 439 ms. (steps per millisecond=22 ) properties (out of 13) seen :8
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 6 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 5) seen :1
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-09 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 4) seen :1
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Running SMT prover for 3 properties.
// Phase 1: matrix 103 rows 103 cols
[2024-05-29 19:57:43] [INFO ] Computed 9 invariants in 16 ms
[2024-05-29 19:57:44] [INFO ] After 203ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2024-05-29 19:57:44] [INFO ] [Nat]Absence check using 9 positive place invariants in 5 ms returned sat
[2024-05-29 19:57:44] [INFO ] After 45ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :1
[2024-05-29 19:57:44] [INFO ] Deduced a trap composed of 23 places in 53 ms of which 6 ms to minimize.
[2024-05-29 19:57:44] [INFO ] Deduced a trap composed of 12 places in 42 ms of which 1 ms to minimize.
[2024-05-29 19:57:44] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 121 ms
[2024-05-29 19:57:44] [INFO ] After 181ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :1
Attempting to minimize the solution found.
Minimization took 18 ms.
[2024-05-29 19:57:44] [INFO ] After 285ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :1
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 3 ms.
Support contains 18 out of 103 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 103/103 places, 103/103 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 0 with 20 rules applied. Total rules applied 20 place count 103 transition count 83
Reduce places removed 20 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 24 rules applied. Total rules applied 44 place count 83 transition count 79
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 47 place count 80 transition count 79
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 47 place count 80 transition count 70
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 65 place count 71 transition count 70
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 72 place count 64 transition count 63
Iterating global reduction 3 with 7 rules applied. Total rules applied 79 place count 64 transition count 63
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 79 place count 64 transition count 61
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 83 place count 62 transition count 61
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 109 place count 49 transition count 48
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -1
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 113 place count 47 transition count 49
Free-agglomeration rule applied 2 times.
Iterating global reduction 3 with 2 rules applied. Total rules applied 115 place count 47 transition count 47
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 117 place count 45 transition count 47
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 118 place count 45 transition count 46
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 119 place count 45 transition count 46
Applied a total of 119 rules in 32 ms. Remains 45 /103 variables (removed 58) and now considering 46/103 (removed 57) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 32 ms. Remains : 45/103 places, 46/103 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Probably explored full state space saw : 88279 states, properties seen :0
Probabilistic random walk after 557122 steps, saw 88279 distinct states, run finished after 645 ms. (steps per millisecond=863 ) properties seen :0
Explored full state space saw : 88279 states, properties seen :0
Exhaustive walk after 557122 steps, saw 88279 distinct states, run finished after 443 ms. (steps per millisecond=1257 ) properties seen :0
FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 2681 ms.
starting LoLA
BK_INPUT ShieldRVt-PT-002B
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717012679212

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type EXCL) for 6 ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 6 ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 6 ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 6 ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: result : true
lola: markings : 23
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 49 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 50 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 53 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type EXCL) for 18 ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 18 ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 18 ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SRCH) for 18 ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 58 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 55 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 56 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 59 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 55 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: result : unknown
lola: fired transitions : 2098
lola: tried executions : 701
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type EXCL) for 0 ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 64 (type FNDP) for 0 ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 0 ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 0 ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: result : true
lola: fired transitions : 33
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 73 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
lola: result : false
lola: markings : 612
lola: fired transitions : 1063
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 64 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 70 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 72 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-00 (obsolete)
lola: LAUNCH task # 99 (type EXCL) for 42 ShieldRVt-PT-002B-ReachabilityCardinality-2024-14
lola: time limit : 360 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
lola: LAUNCH task # 82 (type FNDP) for 33 ShieldRVt-PT-002B-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 33 ShieldRVt-PT-002B-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-70.sara.
lola: LAUNCH task # 86 (type SRCH) for 33 ShieldRVt-PT-002B-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 86 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 18
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 82 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 84 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 114 (type FNDP) for 39 ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 119 (type EQUN) for 39 ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 121 (type SRCH) for 39 ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 99 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-14
lola: result : true
lola: markings : 20
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 82 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-11
lola: result : true
lola: fired transitions : 16
lola: tried executions : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 92 (type EXCL) for 3 ShieldRVt-PT-002B-ReachabilityCardinality-2024-01
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-56.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-84.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 92 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-01
lola: result : true
lola: markings : 21
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
sara: warning, failure of lp_solve (at job 7)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-119.sara.

sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 149 (type EXCL) for 45 ShieldRVt-PT-002B-ReachabilityCardinality-2024-15
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 149 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 10
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 50 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-02
lola: result : true
lola: LAUNCH task # 140 (type EXCL) for 36 ShieldRVt-PT-002B-ReachabilityCardinality-2024-12
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 140 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-12
lola: result : true
lola: markings : 15
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type EXCL) for 15 ShieldRVt-PT-002B-ReachabilityCardinality-2024-05
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-00
lola: result : false
lola: FINISHED task # 79 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 31
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 105 (type EXCL) for 24 ShieldRVt-PT-002B-ReachabilityCardinality-2024-08
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 105 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-08
lola: result : true
lola: markings : 36
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 125 (type EXCL) for 21 ShieldRVt-PT-002B-ReachabilityCardinality-2024-07
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 125 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-07
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 151 (type EXCL) for 12 ShieldRVt-PT-002B-ReachabilityCardinality-2024-04
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 151 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 7167
lola: fired transitions : 10429
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 134 (type EXCL) for 27 ShieldRVt-PT-002B-ReachabilityCardinality-2024-09
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: FINISHED task # 134 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-09
lola: result : true
lola: markings : 12747
lola: fired transitions : 19764
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 122 (type EXCL) for 39 ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
lola: time limit : 1200 sec
lola: memory limit: 32 pages

lola: FINISHED task # 119 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
lola: result : false
lola: CANCELED task # 114 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 121 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 122 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-13 (obsolete)
lola: LAUNCH task # 113 (type EXCL) for 9 ShieldRVt-PT-002B-ReachabilityCardinality-2024-03
lola: time limit : 1799 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 127 (type FNDP) for 30 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type EQUN) for 30 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type SRCH) for 30 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 114 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-13
lola: result : unknown
lola: fired transitions : 190525
lola: tried executions : 20
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 113 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-03
lola: result : false
lola: markings : 58549
lola: fired transitions : 82067
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 150 (type EXCL) for 30 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: time limit : 3599 sec
lola: memory limit: 32 pages
sara: warning, failure of lp_solve (at job 1093)

lola: FINISHED task # 56 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-06
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-ReachabilityCardinality-2024-00: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-01: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-02: AG false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-03: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-04: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-05: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-06: EF false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-07: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-08: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-09: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-11: AG false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-12: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-13: AG true state equation
ShieldRVt-PT-002B-ReachabilityCardinality-2024-14: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-15: EF true tandem / relaxed

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-ReachabilityCardinality-2024-10: AG 0 1 4 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
127 EF FNDP 4/1798 0/5 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 1815279 t fired, 1207 attempts, .
135 EF STEQ 4/3598 0/5 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 sara not yet started (preprocessing).
146 EF SRCH 4/3598 4/5 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 1038737 m, 207747 m/sec, 2088946 t fired, .
150 EF EXCL 4/3599 3/32 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 614492 m, 122898 m/sec, 1002313 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 146 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 (memory limit exceeded)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-135.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-ReachabilityCardinality-2024-00: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-01: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-02: AG false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-03: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-04: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-05: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-06: EF false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-07: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-08: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-09: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-11: AG false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-12: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-13: AG true state equation
ShieldRVt-PT-002B-ReachabilityCardinality-2024-14: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-15: EF true tandem / relaxed

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-002B-ReachabilityCardinality-2024-10: AG 0 1 3 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
127 EF FNDP 9/1795 0/5 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 3552273 t fired, 2627 attempts, .
135 EF STEQ 9/3595 0/5 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 sara is running.
150 EF EXCL 9/3599 6/32 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 1341890 m, 145479 m/sec, 2380796 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 152 (type SRCH) for 30 ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 152 (type SRCH) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 150 (type EXCL) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 1728192
lola: fired transitions : 3063721
lola: time used : 12.000000
lola: memory pages used : 7
lola: CANCELED task # 127 (type FNDP) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 135 (type EQUN) for ShieldRVt-PT-002B-ReachabilityCardinality-2024-10 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-002B-ReachabilityCardinality-2024-00: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-01: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-02: AG false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-03: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-04: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-05: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-06: EF false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-07: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-08: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-09: AG false tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-10: AG true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-11: AG false tandem / insertion
ShieldRVt-PT-002B-ReachabilityCardinality-2024-12: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-13: AG true state equation
ShieldRVt-PT-002B-ReachabilityCardinality-2024-14: EF true tandem / relaxed
ShieldRVt-PT-002B-ReachabilityCardinality-2024-15: EF true tandem / relaxed


Time elapsed: 13 secs. Pages in use: 9

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-002B"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is ShieldRVt-PT-002B, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r373-tall-171683789600569"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-002B.tgz
mv ShieldRVt-PT-002B execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;