Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764701043.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-100A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764701043
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 820K
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 12 11:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Apr 12 11:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 08:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 12 08:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 273K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-00
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-01
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-02
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-03
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-04
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-05
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-06
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-07
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-08
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-09
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-10
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-11
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-12
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-13
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-14
FORMULA_NAME ShieldRVt-PT-100A-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717206791194

FORMULA ShieldRVt-PT-100A-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-100A-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-100A-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-100A-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-100A-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717206849189

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLCardinality.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 11 (type CNST) for 10 ShieldRVt-PT-100A-LTLCardinality-02
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] LAUNCH task # 14 (type CNST) for 13 ShieldRVt-PT-100A-LTLCardinality-03
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 14 (type CNST) for ShieldRVt-PT-100A-LTLCardinality-03
[lola][I] result : true
[lola][I] FINISHED task # 11 (type CNST) for ShieldRVt-PT-100A-LTLCardinality-02
[lola][I] result : false
[lola][I] LAUNCH task # 20 (type CNST) for 19 ShieldRVt-PT-100A-LTLCardinality-05
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 20 (type CNST) for ShieldRVt-PT-100A-LTLCardinality-05
[lola][I] result : false
[lola][I] LAUNCH task # 33 (type CNST) for 32 ShieldRVt-PT-100A-LTLCardinality-08
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 33 (type CNST) for ShieldRVt-PT-100A-LTLCardinality-08
[lola][I] result : false
[lola][I] LAUNCH task # 39 (type CNST) for 38 ShieldRVt-PT-100A-LTLCardinality-10
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 39 (type CNST) for ShieldRVt-PT-100A-LTLCardinality-10
[lola][I] result : false
[lola][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-100A-LTLCardinality-00
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 68 (type EQUN) for 25 ShieldRVt-PT-100A-LTLCardinality-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 70 (type FNDP) for 3 ShieldRVt-PT-100A-LTLCardinality-01
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 71 (type EQUN) for 3 ShieldRVt-PT-100A-LTLCardinality-01
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 68 (type EQUN) for ShieldRVt-PT-100A-LTLCardinality-07
[lola][I] result : unknown
[lola][I] FINISHED task # 71 (type EQUN) for ShieldRVt-PT-100A-LTLCardinality-01
[lola][I] result : unknown
[lola][I] FINISHED task # 70 (type FNDP) for ShieldRVt-PT-100A-LTLCardinality-01
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 3
[lola][I] memory pages used : 0
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 2 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 4/276 5/2000 ShieldRVt-PT-100A-LTLCardinality-00 552398 m, 110479 m/sec, 901632 t fired, .
[lola][.]
[lola][.] Time elapsed: 10 secs. Pages in use: 5
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 1 (type EXCL) for ShieldRVt-PT-100A-LTLCardinality-00
[lola][I] result : false
[lola][I] markings : 581854
[lola][I] fired transitions : 950176
[lola][I] time used : 4
[lola][I] memory pages used : 5
[lola][I] LAUNCH task # 62 (type EXCL) for 57 ShieldRVt-PT-100A-LTLCardinality-15
[lola][I] time limit : 299 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 62 (type EXCL) for ShieldRVt-PT-100A-LTLCardinality-15
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 60 (type EXCL) for 57 ShieldRVt-PT-100A-LTLCardinality-15
[lola][I] time limit : 326 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 5/326 11/2000 ShieldRVt-PT-100A-LTLCardinality-15 1028415 m, 205683 m/sec, 1028415 t fired, .
[lola][.]
[lola][.] Time elapsed: 15 secs. Pages in use: 11
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 10/326 22/2000 ShieldRVt-PT-100A-LTLCardinality-15 2094076 m, 213132 m/sec, 2094076 t fired, .
[lola][.]
[lola][.] Time elapsed: 20 secs. Pages in use: 22
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 15/326 33/2000 ShieldRVt-PT-100A-LTLCardinality-15 3151236 m, 211432 m/sec, 3151235 t fired, .
[lola][.]
[lola][.] Time elapsed: 25 secs. Pages in use: 33
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 20/326 44/2000 ShieldRVt-PT-100A-LTLCardinality-15 4209735 m, 211699 m/sec, 4209734 t fired, .
[lola][.]
[lola][.] Time elapsed: 30 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 25/326 54/2000 ShieldRVt-PT-100A-LTLCardinality-15 5267599 m, 211572 m/sec, 5267599 t fired, .
[lola][.]
[lola][.] Time elapsed: 35 secs. Pages in use: 54
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 30/326 65/2000 ShieldRVt-PT-100A-LTLCardinality-15 6322991 m, 211078 m/sec, 6322990 t fired, .
[lola][.]
[lola][.] Time elapsed: 40 secs. Pages in use: 65
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 35/326 76/2000 ShieldRVt-PT-100A-LTLCardinality-15 7388156 m, 213033 m/sec, 7388155 t fired, .
[lola][.]
[lola][.] Time elapsed: 45 secs. Pages in use: 76
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 40/326 87/2000 ShieldRVt-PT-100A-LTLCardinality-15 8447336 m, 211836 m/sec, 8447335 t fired, .
[lola][.]
[lola][.] Time elapsed: 50 secs. Pages in use: 87
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] ShieldRVt-PT-100A-LTLCardinality-00: LTL false LTL model checker
[lola][.] ShieldRVt-PT-100A-LTLCardinality-01: CONJ false findpath
[lola][.] ShieldRVt-PT-100A-LTLCardinality-02: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-03: INITIAL true preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-05: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-08: INITIAL false preprocessing
[lola][.] ShieldRVt-PT-100A-LTLCardinality-10: INITIAL false preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] ShieldRVt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-07: CONJ 0 2 0 0 3 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.] ShieldRVt-PT-100A-LTLCardinality-15: CONJ 0 0 1 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 60 LTL EXCL 45/326 98/2000 ShieldRVt-PT-100A-LTLCardinality-15 9488124 m, 208157 m/sec, 9488123 t fired, .
[lola][.]
[lola][.] Time elapsed: 55 secs. Pages in use: 98
[lola][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-100A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-100A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764701043"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-100A.tgz
mv ShieldRVt-PT-100A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;