About the Execution of LoLA for ShieldRVt-PT-040B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.439 | 1102409.00 | 1114545.00 | 3510.50 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764701020.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-040B, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764701020
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 912K
-rw-r--r-- 1 mcc users 8.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 19 19:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.6K Apr 11 21:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Apr 11 21:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 11 21:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 11 21:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 489K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-00
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-01
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-02
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-03
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-04
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-05
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-06
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-07
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-08
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-09
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-10
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-11
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-12
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-13
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-14
FORMULA_NAME ShieldRVt-PT-040B-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717205197187
BK_STOP 1717206299596
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ShieldRVt-PT-040B-LTLFireability-08
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 15 ShieldRVt-PT-040B-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for ShieldRVt-PT-040B-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 4/223 10/2000 ShieldRVt-PT-040B-LTLFireability-08 1011730 m, 202346 m/sec, 1837577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 9/223 21/2000 ShieldRVt-PT-040B-LTLFireability-08 2206095 m, 238873 m/sec, 4113464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 14/223 32/2000 ShieldRVt-PT-040B-LTLFireability-08 3379169 m, 234614 m/sec, 6273667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 19/223 42/2000 ShieldRVt-PT-040B-LTLFireability-08 4502728 m, 224711 m/sec, 8424813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 24/223 54/2000 ShieldRVt-PT-040B-LTLFireability-08 5778802 m, 255214 m/sec, 10671525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 29/223 65/2000 ShieldRVt-PT-040B-LTLFireability-08 7054006 m, 255040 m/sec, 12775527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 34/223 77/2000 ShieldRVt-PT-040B-LTLFireability-08 8297435 m, 248685 m/sec, 14897304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 39/223 87/2000 ShieldRVt-PT-040B-LTLFireability-08 9409977 m, 222508 m/sec, 17142458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 44/223 94/2000 ShieldRVt-PT-040B-LTLFireability-08 10231394 m, 164283 m/sec, 19110696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 49/223 103/2000 ShieldRVt-PT-040B-LTLFireability-08 11222554 m, 198232 m/sec, 21040962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 54/223 111/2000 ShieldRVt-PT-040B-LTLFireability-08 12221302 m, 199749 m/sec, 22926805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 59/223 119/2000 ShieldRVt-PT-040B-LTLFireability-08 13199125 m, 195564 m/sec, 24759818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 64/223 128/2000 ShieldRVt-PT-040B-LTLFireability-08 14201444 m, 200463 m/sec, 26610798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 69/223 136/2000 ShieldRVt-PT-040B-LTLFireability-08 15218633 m, 203437 m/sec, 28495732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 74/223 146/2000 ShieldRVt-PT-040B-LTLFireability-08 16394573 m, 235188 m/sec, 30543744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 79/223 156/2000 ShieldRVt-PT-040B-LTLFireability-08 17575237 m, 236132 m/sec, 32503124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 84/223 166/2000 ShieldRVt-PT-040B-LTLFireability-08 18737464 m, 232445 m/sec, 34490143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 89/223 174/2000 ShieldRVt-PT-040B-LTLFireability-08 19759887 m, 204484 m/sec, 36563799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 94/223 181/2000 ShieldRVt-PT-040B-LTLFireability-08 20532559 m, 154534 m/sec, 38406400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20752265
[[35mlola[0m][I] fired transitions : 38957802
[[35mlola[0m][I] time used : 96
[[35mlola[0m][I] memory pages used : 183
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ShieldRVt-PT-040B-LTLFireability-15
[[35mlola[0m][I] time limit : 232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ShieldRVt-PT-040B-LTLFireability-14
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 3/248 3/2000 ShieldRVt-PT-040B-LTLFireability-14 160761 m, 32152 m/sec, 647961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 8/248 5/2000 ShieldRVt-PT-040B-LTLFireability-14 355428 m, 38933 m/sec, 1586009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 13/248 6/2000 ShieldRVt-PT-040B-LTLFireability-14 527112 m, 34336 m/sec, 2526136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 18/248 8/2000 ShieldRVt-PT-040B-LTLFireability-14 697851 m, 34147 m/sec, 3462278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 23/248 9/2000 ShieldRVt-PT-040B-LTLFireability-14 865440 m, 33517 m/sec, 4390279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 28/248 10/2000 ShieldRVt-PT-040B-LTLFireability-14 1036188 m, 34149 m/sec, 5312231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 33/248 12/2000 ShieldRVt-PT-040B-LTLFireability-14 1204171 m, 33596 m/sec, 6241321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 38/248 13/2000 ShieldRVt-PT-040B-LTLFireability-14 1374405 m, 34046 m/sec, 7152548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 43/248 14/2000 ShieldRVt-PT-040B-LTLFireability-14 1541708 m, 33460 m/sec, 8052861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 48/248 15/2000 ShieldRVt-PT-040B-LTLFireability-14 1698186 m, 31295 m/sec, 8956851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 53/248 16/2000 ShieldRVt-PT-040B-LTLFireability-14 1848019 m, 29966 m/sec, 9875156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 58/248 17/2000 ShieldRVt-PT-040B-LTLFireability-14 1978424 m, 26081 m/sec, 10796511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 63/248 18/2000 ShieldRVt-PT-040B-LTLFireability-14 2130017 m, 30318 m/sec, 11716578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 68/248 19/2000 ShieldRVt-PT-040B-LTLFireability-14 2269058 m, 27808 m/sec, 12651362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 73/248 20/2000 ShieldRVt-PT-040B-LTLFireability-14 2416124 m, 29413 m/sec, 13576690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 78/248 22/2000 ShieldRVt-PT-040B-LTLFireability-14 2557500 m, 28275 m/sec, 14512895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 83/248 23/2000 ShieldRVt-PT-040B-LTLFireability-14 2696481 m, 27796 m/sec, 15452989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 88/248 24/2000 ShieldRVt-PT-040B-LTLFireability-14 2877305 m, 36164 m/sec, 16363914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 93/248 25/2000 ShieldRVt-PT-040B-LTLFireability-14 3027029 m, 29944 m/sec, 17267722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 98/248 26/2000 ShieldRVt-PT-040B-LTLFireability-14 3183120 m, 31218 m/sec, 18174471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 103/248 27/2000 ShieldRVt-PT-040B-LTLFireability-14 3314645 m, 26305 m/sec, 19085749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 108/248 28/2000 ShieldRVt-PT-040B-LTLFireability-14 3458079 m, 28686 m/sec, 19992376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 113/248 29/2000 ShieldRVt-PT-040B-LTLFireability-14 3595933 m, 27570 m/sec, 20904635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 118/248 30/2000 ShieldRVt-PT-040B-LTLFireability-14 3736488 m, 28111 m/sec, 21812134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 123/248 31/2000 ShieldRVt-PT-040B-LTLFireability-14 3882450 m, 29192 m/sec, 22722909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 128/248 32/2000 ShieldRVt-PT-040B-LTLFireability-14 4013535 m, 26217 m/sec, 23646600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 133/248 33/2000 ShieldRVt-PT-040B-LTLFireability-14 4196668 m, 36626 m/sec, 24573298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 138/248 34/2000 ShieldRVt-PT-040B-LTLFireability-14 4354736 m, 31613 m/sec, 25514825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 143/248 35/2000 ShieldRVt-PT-040B-LTLFireability-14 4516623 m, 32377 m/sec, 26455471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 148/248 36/2000 ShieldRVt-PT-040B-LTLFireability-14 4655702 m, 27815 m/sec, 27395807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 153/248 38/2000 ShieldRVt-PT-040B-LTLFireability-14 4803290 m, 29517 m/sec, 28334160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 158/248 39/2000 ShieldRVt-PT-040B-LTLFireability-14 4943306 m, 28003 m/sec, 29271701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 163/248 40/2000 ShieldRVt-PT-040B-LTLFireability-14 5086966 m, 28732 m/sec, 30204395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 168/248 41/2000 ShieldRVt-PT-040B-LTLFireability-14 5239357 m, 30478 m/sec, 31145929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 173/248 42/2000 ShieldRVt-PT-040B-LTLFireability-14 5373113 m, 26751 m/sec, 32088522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 178/248 43/2000 ShieldRVt-PT-040B-LTLFireability-14 5530136 m, 31404 m/sec, 33005894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 183/248 44/2000 ShieldRVt-PT-040B-LTLFireability-14 5666199 m, 27212 m/sec, 33917792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 188/248 45/2000 ShieldRVt-PT-040B-LTLFireability-14 5800843 m, 26928 m/sec, 34827533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 193/248 46/2000 ShieldRVt-PT-040B-LTLFireability-14 5926355 m, 25102 m/sec, 35752125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 198/248 47/2000 ShieldRVt-PT-040B-LTLFireability-14 6041176 m, 22964 m/sec, 36670587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 203/248 48/2000 ShieldRVt-PT-040B-LTLFireability-14 6168937 m, 25552 m/sec, 37586899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 208/248 48/2000 ShieldRVt-PT-040B-LTLFireability-14 6288770 m, 23966 m/sec, 38502205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 213/248 49/2000 ShieldRVt-PT-040B-LTLFireability-14 6403983 m, 23042 m/sec, 39414162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 218/248 50/2000 ShieldRVt-PT-040B-LTLFireability-14 6539074 m, 27018 m/sec, 40337593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 223/248 51/2000 ShieldRVt-PT-040B-LTLFireability-14 6658462 m, 23877 m/sec, 41261083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 228/248 52/2000 ShieldRVt-PT-040B-LTLFireability-14 6780276 m, 24362 m/sec, 42180392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 233/248 53/2000 ShieldRVt-PT-040B-LTLFireability-14 6928788 m, 29702 m/sec, 43071675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 238/248 54/2000 ShieldRVt-PT-040B-LTLFireability-14 7057291 m, 25700 m/sec, 43965471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 243/248 55/2000 ShieldRVt-PT-040B-LTLFireability-14 7189539 m, 26449 m/sec, 44865738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 248/248 56/2000 ShieldRVt-PT-040B-LTLFireability-14 7308238 m, 23739 m/sec, 45773016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ShieldRVt-PT-040B-LTLFireability-13
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ShieldRVt-PT-040B-LTLFireability-14
[[35mlola[0m][I] time limit : 3231 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5967
[[35mlola[0m][I] fired transitions : 6144
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/248 4/5 ShieldRVt-PT-040B-LTLFireability-14 219162 m, -1417815 m/sec, 946326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ShieldRVt-PT-040B-LTLFireability-12
[[35mlola[0m][I] time limit : 268 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 296
[[35mlola[0m][I] fired transitions : 296
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVt-PT-040B-LTLFireability-11
[[35mlola[0m][I] time limit : 292 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/292 4/2000 ShieldRVt-PT-040B-LTLFireability-11 218506 m, 43701 m/sec, 943526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 10/292 6/2000 ShieldRVt-PT-040B-LTLFireability-11 411628 m, 38624 m/sec, 1874286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 15/292 7/2000 ShieldRVt-PT-040B-LTLFireability-11 579326 m, 33539 m/sec, 2813735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 20/292 8/2000 ShieldRVt-PT-040B-LTLFireability-11 750733 m, 34281 m/sec, 3742303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 25/292 9/2000 ShieldRVt-PT-040B-LTLFireability-11 914740 m, 32801 m/sec, 4662860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 30/292 11/2000 ShieldRVt-PT-040B-LTLFireability-11 1086749 m, 34401 m/sec, 5580460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 35/292 12/2000 ShieldRVt-PT-040B-LTLFireability-11 1251633 m, 32976 m/sec, 6502487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 40/292 13/2000 ShieldRVt-PT-040B-LTLFireability-11 1426590 m, 34991 m/sec, 7411137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 45/292 14/2000 ShieldRVt-PT-040B-LTLFireability-11 1587419 m, 32165 m/sec, 8314096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 50/292 15/2000 ShieldRVt-PT-040B-LTLFireability-11 1744839 m, 31484 m/sec, 9221636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 55/292 16/2000 ShieldRVt-PT-040B-LTLFireability-11 1883706 m, 27773 m/sec, 10141899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 60/292 17/2000 ShieldRVt-PT-040B-LTLFireability-11 2018239 m, 26906 m/sec, 11061745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 65/292 18/2000 ShieldRVt-PT-040B-LTLFireability-11 2170889 m, 30530 m/sec, 11973069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 70/292 19/2000 ShieldRVt-PT-040B-LTLFireability-11 2301739 m, 26170 m/sec, 12884752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 75/292 20/2000 ShieldRVt-PT-040B-LTLFireability-11 2450968 m, 29845 m/sec, 13800839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 80/292 21/2000 ShieldRVt-PT-040B-LTLFireability-11 2590190 m, 27844 m/sec, 14723630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 85/292 22/2000 ShieldRVt-PT-040B-LTLFireability-11 2740220 m, 30006 m/sec, 15635886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 90/292 23/2000 ShieldRVt-PT-040B-LTLFireability-11 2901968 m, 32349 m/sec, 16526432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 95/292 24/2000 ShieldRVt-PT-040B-LTLFireability-11 3057670 m, 31140 m/sec, 17416618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 100/292 25/2000 ShieldRVt-PT-040B-LTLFireability-11 3204950 m, 29456 m/sec, 18324524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 105/292 26/2000 ShieldRVt-PT-040B-LTLFireability-11 3333464 m, 25702 m/sec, 19232080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 110/292 27/2000 ShieldRVt-PT-040B-LTLFireability-11 3481892 m, 29685 m/sec, 20133786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 115/292 28/2000 ShieldRVt-PT-040B-LTLFireability-11 3616625 m, 26946 m/sec, 21034516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 120/292 29/2000 ShieldRVt-PT-040B-LTLFireability-11 3758303 m, 28335 m/sec, 21937478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 125/292 30/2000 ShieldRVt-PT-040B-LTLFireability-11 3899308 m, 28201 m/sec, 22845841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 130/292 31/2000 ShieldRVt-PT-040B-LTLFireability-11 4028699 m, 25878 m/sec, 23751620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 135/292 33/2000 ShieldRVt-PT-040B-LTLFireability-11 4212387 m, 36737 m/sec, 24657357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 140/292 34/2000 ShieldRVt-PT-040B-LTLFireability-11 4364754 m, 30473 m/sec, 25577560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 145/292 35/2000 ShieldRVt-PT-040B-LTLFireability-11 4523480 m, 31745 m/sec, 26495312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 150/292 36/2000 ShieldRVt-PT-040B-LTLFireability-11 4658595 m, 27023 m/sec, 27415977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 155/292 37/2000 ShieldRVt-PT-040B-LTLFireability-11 4802789 m, 28838 m/sec, 28331147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 160/292 38/2000 ShieldRVt-PT-040B-LTLFireability-11 4940416 m, 27525 m/sec, 29250766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 165/292 39/2000 ShieldRVt-PT-040B-LTLFireability-11 5079292 m, 27775 m/sec, 30165881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 170/292 40/2000 ShieldRVt-PT-040B-LTLFireability-11 5231360 m, 30413 m/sec, 31089594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 175/292 41/2000 ShieldRVt-PT-040B-LTLFireability-11 5362776 m, 26283 m/sec, 32015468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 180/292 42/2000 ShieldRVt-PT-040B-LTLFireability-11 5516383 m, 30721 m/sec, 32924851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 185/292 43/2000 ShieldRVt-PT-040B-LTLFireability-11 5653087 m, 27340 m/sec, 33832108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 190/292 44/2000 ShieldRVt-PT-040B-LTLFireability-11 5788247 m, 27032 m/sec, 34739394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 195/292 45/2000 ShieldRVt-PT-040B-LTLFireability-11 5914759 m, 25302 m/sec, 35657937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 200/292 46/2000 ShieldRVt-PT-040B-LTLFireability-11 6030099 m, 23068 m/sec, 36575199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 205/292 47/2000 ShieldRVt-PT-040B-LTLFireability-11 6156650 m, 25310 m/sec, 37491155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 210/292 48/2000 ShieldRVt-PT-040B-LTLFireability-11 6277124 m, 24094 m/sec, 38402850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 215/292 48/2000 ShieldRVt-PT-040B-LTLFireability-11 6391395 m, 22854 m/sec, 39314752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 220/292 49/2000 ShieldRVt-PT-040B-LTLFireability-11 6524126 m, 26546 m/sec, 40234190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 225/292 50/2000 ShieldRVt-PT-040B-LTLFireability-11 6644039 m, 23982 m/sec, 41158715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 230/292 51/2000 ShieldRVt-PT-040B-LTLFireability-11 6760955 m, 23383 m/sec, 42075922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 235/292 52/2000 ShieldRVt-PT-040B-LTLFireability-11 6914124 m, 30633 m/sec, 42973451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 240/292 53/2000 ShieldRVt-PT-040B-LTLFireability-11 7043730 m, 25921 m/sec, 43866942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 245/292 54/2000 ShieldRVt-PT-040B-LTLFireability-11 7177150 m, 26684 m/sec, 44770746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 250/292 55/2000 ShieldRVt-PT-040B-LTLFireability-11 7297192 m, 24008 m/sec, 45676063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 255/292 55/2000 ShieldRVt-PT-040B-LTLFireability-11 7410617 m, 22685 m/sec, 46582242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 260/292 56/2000 ShieldRVt-PT-040B-LTLFireability-11 7538699 m, 25616 m/sec, 47484133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 265/292 57/2000 ShieldRVt-PT-040B-LTLFireability-11 7656215 m, 23503 m/sec, 48394366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 270/292 58/2000 ShieldRVt-PT-040B-LTLFireability-11 7771540 m, 23065 m/sec, 49300197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 275/292 59/2000 ShieldRVt-PT-040B-LTLFireability-11 7906498 m, 26991 m/sec, 50214263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 280/292 60/2000 ShieldRVt-PT-040B-LTLFireability-11 8023375 m, 23375 m/sec, 51124816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 285/292 60/2000 ShieldRVt-PT-040B-LTLFireability-11 8153789 m, 26082 m/sec, 52031576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 290/292 62/2000 ShieldRVt-PT-040B-LTLFireability-11 8322659 m, 33774 m/sec, 52935418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldRVt-PT-040B-LTLFireability-10
[[35mlola[0m][I] time limit : 292 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVt-PT-040B-LTLFireability-11
[[35mlola[0m][I] time limit : 2926 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 296
[[35mlola[0m][I] fired transitions : 297
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/292 4/5 ShieldRVt-PT-040B-LTLFireability-11 219642 m, -1620603 m/sec, 948376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-05: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVt-PT-040B-LTLFireability-07
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldRVt-PT-040B-LTLFireability-06
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVt-PT-040B-LTLFireability-04
[[35mlola[0m][I] time limit : 416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1062
[[35mlola[0m][I] fired transitions : 1071
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-040B-LTLFireability-03
[[35mlola[0m][I] time limit : 486 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 399
[[35mlola[0m][I] fired transitions : 402
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldRVt-PT-040B-LTLFireability-02
[[35mlola[0m][I] time limit : 583 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 98672
[[35mlola[0m][I] fired transitions : 379836
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-040B-LTLFireability-00
[[35mlola[0m][I] time limit : 728 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 297
[[35mlola[0m][I] fired transitions : 297
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 15 ShieldRVt-PT-040B-LTLFireability-05
[[35mlola[0m][I] time limit : 971 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ShieldRVt-PT-040B-LTLFireability-09
[[35mlola[0m][I] time limit : 1457 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ShieldRVt-PT-040B-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVt-PT-040B-LTLFireability-01
[[35mlola[0m][I] time limit : 2914 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 3/2914 7/2000 ShieldRVt-PT-040B-LTLFireability-01 802574 m, 160514 m/sec, 1426380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 8/2914 16/2000 ShieldRVt-PT-040B-LTLFireability-01 2056485 m, 250782 m/sec, 3696408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 13/2914 24/2000 ShieldRVt-PT-040B-LTLFireability-01 3221875 m, 233078 m/sec, 5795244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 18/2914 31/2000 ShieldRVt-PT-040B-LTLFireability-01 4352920 m, 226209 m/sec, 7847679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 23/2914 39/2000 ShieldRVt-PT-040B-LTLFireability-01 5473730 m, 224162 m/sec, 9876930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 28/2914 46/2000 ShieldRVt-PT-040B-LTLFireability-01 6561238 m, 217501 m/sec, 11866688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 33/2914 55/2000 ShieldRVt-PT-040B-LTLFireability-01 7713397 m, 230431 m/sec, 13929517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 38/2914 63/2000 ShieldRVt-PT-040B-LTLFireability-01 8824110 m, 222142 m/sec, 15942745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 43/2914 70/2000 ShieldRVt-PT-040B-LTLFireability-01 9901056 m, 215389 m/sec, 17917421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 48/2914 77/2000 ShieldRVt-PT-040B-LTLFireability-01 10971161 m, 214021 m/sec, 19853801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 53/2914 84/2000 ShieldRVt-PT-040B-LTLFireability-01 12014801 m, 208728 m/sec, 21739537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 58/2914 91/2000 ShieldRVt-PT-040B-LTLFireability-01 13052114 m, 207462 m/sec, 23637841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 63/2914 98/2000 ShieldRVt-PT-040B-LTLFireability-01 14141297 m, 217836 m/sec, 25583213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 68/2914 105/2000 ShieldRVt-PT-040B-LTLFireability-01 15166312 m, 205003 m/sec, 27446762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 73/2914 112/2000 ShieldRVt-PT-040B-LTLFireability-01 16224543 m, 211646 m/sec, 29386121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 78/2914 121/2000 ShieldRVt-PT-040B-LTLFireability-01 17483285 m, 251748 m/sec, 31641697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 83/2914 130/2000 ShieldRVt-PT-040B-LTLFireability-01 18669522 m, 237247 m/sec, 33798505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 88/2914 139/2000 ShieldRVt-PT-040B-LTLFireability-01 19876992 m, 241494 m/sec, 36012780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 93/2914 147/2000 ShieldRVt-PT-040B-LTLFireability-01 21078699 m, 240341 m/sec, 38135152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 98/2914 155/2000 ShieldRVt-PT-040B-LTLFireability-01 22219759 m, 228212 m/sec, 40102255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 103/2914 164/2000 ShieldRVt-PT-040B-LTLFireability-01 23378126 m, 231673 m/sec, 42041828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 108/2914 172/2000 ShieldRVt-PT-040B-LTLFireability-01 24492089 m, 222792 m/sec, 43927886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 113/2914 180/2000 ShieldRVt-PT-040B-LTLFireability-01 25586168 m, 218815 m/sec, 45951045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 118/2914 185/2000 ShieldRVt-PT-040B-LTLFireability-01 26424300 m, 167626 m/sec, 47874053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 123/2914 192/2000 ShieldRVt-PT-040B-LTLFireability-01 27391838 m, 193507 m/sec, 49731098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 128/2914 198/2000 ShieldRVt-PT-040B-LTLFireability-01 28359689 m, 193570 m/sec, 51483013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 133/2914 205/2000 ShieldRVt-PT-040B-LTLFireability-01 29419490 m, 211960 m/sec, 53353618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 138/2914 212/2000 ShieldRVt-PT-040B-LTLFireability-01 30401669 m, 196435 m/sec, 55117930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 143/2914 218/2000 ShieldRVt-PT-040B-LTLFireability-01 31383984 m, 196463 m/sec, 56860580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 148/2914 225/2000 ShieldRVt-PT-040B-LTLFireability-01 32529441 m, 229091 m/sec, 58983297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 153/2914 232/2000 ShieldRVt-PT-040B-LTLFireability-01 33523221 m, 198756 m/sec, 60789242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 158/2914 239/2000 ShieldRVt-PT-040B-LTLFireability-01 34590876 m, 213531 m/sec, 62746375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 163/2914 247/2000 ShieldRVt-PT-040B-LTLFireability-01 35780688 m, 237962 m/sec, 64908198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 168/2914 254/2000 ShieldRVt-PT-040B-LTLFireability-01 36947198 m, 233302 m/sec, 67055509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 173/2914 262/2000 ShieldRVt-PT-040B-LTLFireability-01 38111274 m, 232815 m/sec, 69205329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 178/2914 269/2000 ShieldRVt-PT-040B-LTLFireability-01 39272258 m, 232196 m/sec, 71326126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 183/2914 277/2000 ShieldRVt-PT-040B-LTLFireability-01 40405316 m, 226611 m/sec, 73216748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 188/2914 284/2000 ShieldRVt-PT-040B-LTLFireability-01 41509571 m, 220851 m/sec, 75088422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 193/2914 291/2000 ShieldRVt-PT-040B-LTLFireability-01 42594485 m, 216982 m/sec, 76969208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 198/2914 298/2000 ShieldRVt-PT-040B-LTLFireability-01 43662634 m, 213629 m/sec, 78971880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 203/2914 304/2000 ShieldRVt-PT-040B-LTLFireability-01 44523179 m, 172109 m/sec, 80884321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 208/2914 310/2000 ShieldRVt-PT-040B-LTLFireability-01 45446526 m, 184669 m/sec, 82753132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 213/2914 316/2000 ShieldRVt-PT-040B-LTLFireability-01 46440677 m, 198830 m/sec, 84517159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 218/2914 322/2000 ShieldRVt-PT-040B-LTLFireability-01 47391751 m, 190214 m/sec, 86266469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 223/2914 328/2000 ShieldRVt-PT-040B-LTLFireability-01 48334974 m, 188644 m/sec, 87991743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 228/2914 335/2000 ShieldRVt-PT-040B-LTLFireability-01 49306964 m, 194398 m/sec, 89733095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 233/2914 341/2000 ShieldRVt-PT-040B-LTLFireability-01 50247712 m, 188149 m/sec, 91446687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 238/2914 347/2000 ShieldRVt-PT-040B-LTLFireability-01 51209850 m, 192427 m/sec, 93147050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 243/2914 353/2000 ShieldRVt-PT-040B-LTLFireability-01 52096825 m, 177395 m/sec, 94813820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 248/2914 359/2000 ShieldRVt-PT-040B-LTLFireability-01 53041714 m, 188977 m/sec, 96529708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 253/2914 365/2000 ShieldRVt-PT-040B-LTLFireability-01 53969519 m, 185561 m/sec, 98197675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 258/2914 371/2000 ShieldRVt-PT-040B-LTLFireability-01 54887190 m, 183534 m/sec, 99874179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 263/2914 377/2000 ShieldRVt-PT-040B-LTLFireability-01 55843402 m, 191242 m/sec, 101573711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 268/2914 383/2000 ShieldRVt-PT-040B-LTLFireability-01 56752727 m, 181865 m/sec, 103234324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 273/2914 389/2000 ShieldRVt-PT-040B-LTLFireability-01 57696234 m, 188701 m/sec, 104931529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 278/2914 396/2000 ShieldRVt-PT-040B-LTLFireability-01 58804676 m, 221688 m/sec, 106970988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 283/2914 404/2000 ShieldRVt-PT-040B-LTLFireability-01 59949801 m, 229025 m/sec, 109036224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 288/2914 411/2000 ShieldRVt-PT-040B-LTLFireability-01 61041128 m, 218265 m/sec, 111000166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 293/2914 418/2000 ShieldRVt-PT-040B-LTLFireability-01 62129036 m, 217581 m/sec, 113006916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 298/2914 425/2000 ShieldRVt-PT-040B-LTLFireability-01 63217610 m, 217714 m/sec, 114945175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 303/2914 432/2000 ShieldRVt-PT-040B-LTLFireability-01 64269524 m, 210382 m/sec, 116681336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 308/2914 438/2000 ShieldRVt-PT-040B-LTLFireability-01 65303084 m, 206712 m/sec, 118403731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 313/2914 445/2000 ShieldRVt-PT-040B-LTLFireability-01 66333907 m, 206164 m/sec, 120167184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 318/2914 451/2000 ShieldRVt-PT-040B-LTLFireability-01 67307285 m, 194675 m/sec, 122012945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 323/2914 456/2000 ShieldRVt-PT-040B-LTLFireability-01 68069695 m, 152482 m/sec, 123769753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 328/2914 462/2000 ShieldRVt-PT-040B-LTLFireability-01 68980739 m, 182208 m/sec, 125492987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 333/2914 468/2000 ShieldRVt-PT-040B-LTLFireability-01 69919211 m, 187694 m/sec, 127178623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 338/2914 474/2000 ShieldRVt-PT-040B-LTLFireability-01 70843504 m, 184858 m/sec, 128839111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 343/2914 481/2000 ShieldRVt-PT-040B-LTLFireability-01 71789950 m, 189289 m/sec, 130575661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 348/2914 488/2000 ShieldRVt-PT-040B-LTLFireability-01 72947857 m, 231581 m/sec, 132689691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 353/2914 495/2000 ShieldRVt-PT-040B-LTLFireability-01 74064209 m, 223270 m/sec, 134726866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 358/2914 502/2000 ShieldRVt-PT-040B-LTLFireability-01 75166477 m, 220453 m/sec, 136744814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 363/2914 510/2000 ShieldRVt-PT-040B-LTLFireability-01 76267665 m, 220237 m/sec, 138754888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 368/2914 517/2000 ShieldRVt-PT-040B-LTLFireability-01 77366486 m, 219764 m/sec, 140750956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 373/2914 523/2000 ShieldRVt-PT-040B-LTLFireability-01 78395689 m, 205840 m/sec, 142542926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 378/2914 530/2000 ShieldRVt-PT-040B-LTLFireability-01 79449218 m, 210705 m/sec, 144326617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 383/2914 537/2000 ShieldRVt-PT-040B-LTLFireability-01 80477125 m, 205581 m/sec, 146082858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 388/2914 543/2000 ShieldRVt-PT-040B-LTLFireability-01 81491856 m, 202946 m/sec, 147879921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 393/2914 550/2000 ShieldRVt-PT-040B-LTLFireability-01 82438255 m, 189279 m/sec, 149797235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 398/2914 554/2000 ShieldRVt-PT-040B-LTLFireability-01 83191797 m, 150708 m/sec, 151529126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 403/2914 560/2000 ShieldRVt-PT-040B-LTLFireability-01 84121972 m, 186035 m/sec, 153268096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 408/2914 567/2000 ShieldRVt-PT-040B-LTLFireability-01 85073065 m, 190218 m/sec, 154998155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 414/2914 569/2000 ShieldRVt-PT-040B-LTLFireability-01 85452943 m, 75975 m/sec, 155676297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-040B"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-040B, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764701020"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-040B.tgz
mv ShieldRVt-PT-040B execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;