About the Execution of LoLA for ShieldRVt-PT-040B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.676 | 603567.00 | 615298.00 | 2417.50 | ?????FTF????F?F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764701019.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-040B, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764701019
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 912K
-rw-r--r-- 1 mcc users 8.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 19 19:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.6K Apr 11 21:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Apr 11 21:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 11 21:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 11 21:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 489K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-00
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-01
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-02
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-03
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-04
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-05
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-06
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-07
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-08
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-09
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-10
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-11
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-12
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-13
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-14
FORMULA_NAME ShieldRVt-PT-040B-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717205195086
FORMULA ShieldRVt-PT-040B-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717205798653
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 44 ShieldRVt-PT-040B-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for ShieldRVt-PT-040B-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ShieldRVt-PT-040B-LTLCardinality-14
[[35mlola[0m][I] time limit : 204 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 15 ShieldRVt-PT-040B-LTLCardinality-05
[[35mlola[0m][I] time limit : 217 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 15 ShieldRVt-PT-040B-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 15 ShieldRVt-PT-040B-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for ShieldRVt-PT-040B-LTLCardinality-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for ShieldRVt-PT-040B-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 18 ShieldRVt-PT-040B-LTLCardinality-06
[[35mlola[0m][I] time limit : 232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 18 ShieldRVt-PT-040B-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 21 ShieldRVt-PT-040B-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for ShieldRVt-PT-040B-LTLCardinality-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 21 ShieldRVt-PT-040B-LTLCardinality-07
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for ShieldRVt-PT-040B-LTLCardinality-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldRVt-PT-040B-LTLCardinality-15
[[35mlola[0m][I] time limit : 290 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ShieldRVt-PT-040B-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for ShieldRVt-PT-040B-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ShieldRVt-PT-040B-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ShieldRVt-PT-040B-LTLCardinality-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 4/290 10/2000 ShieldRVt-PT-040B-LTLCardinality-15 1150026 m, 230005 m/sec, 2036789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 9/290 20/2000 ShieldRVt-PT-040B-LTLCardinality-15 2450949 m, 260184 m/sec, 4354089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 14/290 32/2000 ShieldRVt-PT-040B-LTLCardinality-15 3852570 m, 280324 m/sec, 6898352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 19/290 42/2000 ShieldRVt-PT-040B-LTLCardinality-15 5067119 m, 242909 m/sec, 9101730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 24/290 53/2000 ShieldRVt-PT-040B-LTLCardinality-15 6452080 m, 276992 m/sec, 11588456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 29/290 63/2000 ShieldRVt-PT-040B-LTLCardinality-15 7649252 m, 239434 m/sec, 13750259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 34/290 74/2000 ShieldRVt-PT-040B-LTLCardinality-15 9002789 m, 270707 m/sec, 16207270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 39/290 84/2000 ShieldRVt-PT-040B-LTLCardinality-15 10196831 m, 238808 m/sec, 18332683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 44/290 94/2000 ShieldRVt-PT-040B-LTLCardinality-15 11512718 m, 263177 m/sec, 20723964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 49/290 104/2000 ShieldRVt-PT-040B-LTLCardinality-15 12761806 m, 249817 m/sec, 22939726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 54/290 115/2000 ShieldRVt-PT-040B-LTLCardinality-15 14030597 m, 253758 m/sec, 25304340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 59/290 125/2000 ShieldRVt-PT-040B-LTLCardinality-15 15291640 m, 252208 m/sec, 27482999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 64/290 136/2000 ShieldRVt-PT-040B-LTLCardinality-15 16486370 m, 238946 m/sec, 29808765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 69/290 146/2000 ShieldRVt-PT-040B-LTLCardinality-15 17792873 m, 261300 m/sec, 32108915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 74/290 157/2000 ShieldRVt-PT-040B-LTLCardinality-15 19083804 m, 258186 m/sec, 34298326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 79/290 167/2000 ShieldRVt-PT-040B-LTLCardinality-15 20372364 m, 257712 m/sec, 36382829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 84/290 177/2000 ShieldRVt-PT-040B-LTLCardinality-15 21621849 m, 249897 m/sec, 38411326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 89/290 187/2000 ShieldRVt-PT-040B-LTLCardinality-15 22848555 m, 245341 m/sec, 40425229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 94/290 197/2000 ShieldRVt-PT-040B-LTLCardinality-15 24058482 m, 241985 m/sec, 42434153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 99/290 207/2000 ShieldRVt-PT-040B-LTLCardinality-15 25267844 m, 241872 m/sec, 44472159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 104/290 217/2000 ShieldRVt-PT-040B-LTLCardinality-15 26473271 m, 241085 m/sec, 46539352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 109/290 226/2000 ShieldRVt-PT-040B-LTLCardinality-15 27676977 m, 240741 m/sec, 48683160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 114/290 235/2000 ShieldRVt-PT-040B-LTLCardinality-15 28778829 m, 220370 m/sec, 50766051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 119/290 242/2000 ShieldRVt-PT-040B-LTLCardinality-15 29571777 m, 158589 m/sec, 52613713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 124/290 248/2000 ShieldRVt-PT-040B-LTLCardinality-15 30326411 m, 150926 m/sec, 54435566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 129/290 254/2000 ShieldRVt-PT-040B-LTLCardinality-15 31095430 m, 153803 m/sec, 56264072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 134/290 262/2000 ShieldRVt-PT-040B-LTLCardinality-15 32110620 m, 203038 m/sec, 58338216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 139/290 273/2000 ShieldRVt-PT-040B-LTLCardinality-15 33398253 m, 257526 m/sec, 60569965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 144/290 281/2000 ShieldRVt-PT-040B-LTLCardinality-15 34497258 m, 219801 m/sec, 62628262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 149/290 292/2000 ShieldRVt-PT-040B-LTLCardinality-15 35745881 m, 249724 m/sec, 64827660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 154/290 300/2000 ShieldRVt-PT-040B-LTLCardinality-15 36776244 m, 206072 m/sec, 66743689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 159/290 311/2000 ShieldRVt-PT-040B-LTLCardinality-15 38065145 m, 257780 m/sec, 69046929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 164/290 320/2000 ShieldRVt-PT-040B-LTLCardinality-15 39186524 m, 224275 m/sec, 71055367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 169/290 329/2000 ShieldRVt-PT-040B-LTLCardinality-15 40392796 m, 241254 m/sec, 73272308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 174/290 339/2000 ShieldRVt-PT-040B-LTLCardinality-15 41554029 m, 232246 m/sec, 75238685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 179/290 348/2000 ShieldRVt-PT-040B-LTLCardinality-15 42646403 m, 218474 m/sec, 77334883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 184/290 358/2000 ShieldRVt-PT-040B-LTLCardinality-15 43845857 m, 239890 m/sec, 79421235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 189/290 366/2000 ShieldRVt-PT-040B-LTLCardinality-15 44914500 m, 213728 m/sec, 81455256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 194/290 376/2000 ShieldRVt-PT-040B-LTLCardinality-15 46138298 m, 244759 m/sec, 83635748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 199/290 385/2000 ShieldRVt-PT-040B-LTLCardinality-15 47159199 m, 204180 m/sec, 85540549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 204/290 396/2000 ShieldRVt-PT-040B-LTLCardinality-15 48405302 m, 249220 m/sec, 87777888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 209/290 405/2000 ShieldRVt-PT-040B-LTLCardinality-15 49575160 m, 233971 m/sec, 89889297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 214/290 415/2000 ShieldRVt-PT-040B-LTLCardinality-15 50827068 m, 250381 m/sec, 91954693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 219/290 425/2000 ShieldRVt-PT-040B-LTLCardinality-15 52058348 m, 246256 m/sec, 93956800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 224/290 435/2000 ShieldRVt-PT-040B-LTLCardinality-15 53252827 m, 238895 m/sec, 95900805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 229/290 444/2000 ShieldRVt-PT-040B-LTLCardinality-15 54421460 m, 233726 m/sec, 97817438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 234/290 454/2000 ShieldRVt-PT-040B-LTLCardinality-15 55571452 m, 229998 m/sec, 99724410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 239/290 463/2000 ShieldRVt-PT-040B-LTLCardinality-15 56720238 m, 229757 m/sec, 101657654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 244/290 472/2000 ShieldRVt-PT-040B-LTLCardinality-15 57873088 m, 230570 m/sec, 103631979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 249/290 481/2000 ShieldRVt-PT-040B-LTLCardinality-15 59014383 m, 228259 m/sec, 105644397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 254/290 491/2000 ShieldRVt-PT-040B-LTLCardinality-15 60135871 m, 224297 m/sec, 107695146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 259/290 497/2000 ShieldRVt-PT-040B-LTLCardinality-15 60916034 m, 156032 m/sec, 109462981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 264/290 503/2000 ShieldRVt-PT-040B-LTLCardinality-15 61635518 m, 143896 m/sec, 111187354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 269/290 508/2000 ShieldRVt-PT-040B-LTLCardinality-15 62358964 m, 144689 m/sec, 112919181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 274/290 514/2000 ShieldRVt-PT-040B-LTLCardinality-15 63114283 m, 151063 m/sec, 114703778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 279/290 525/2000 ShieldRVt-PT-040B-LTLCardinality-15 64397789 m, 256701 m/sec, 117031681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 284/290 535/2000 ShieldRVt-PT-040B-LTLCardinality-15 65652186 m, 250879 m/sec, 119201586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 289/290 545/2000 ShieldRVt-PT-040B-LTLCardinality-15 66849906 m, 239544 m/sec, 121428733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ShieldRVt-PT-040B-LTLCardinality-13
[[35mlola[0m][I] time limit : 289 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldRVt-PT-040B-LTLCardinality-15
[[35mlola[0m][I] time limit : 3186 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ShieldRVt-PT-040B-LTLCardinality-10
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ShieldRVt-PT-040B-LTLCardinality-09
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 28 ShieldRVt-PT-040B-LTLCardinality-08
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVt-PT-040B-LTLCardinality-04
[[35mlola[0m][I] time limit : 454 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldRVt-PT-040B-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-040B-LTLCardinality-03
[[35mlola[0m][I] time limit : 530 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/530 2/2000 ShieldRVt-PT-040B-LTLCardinality-03 171062 m, 34212 m/sec, 928985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/530 4/2000 ShieldRVt-PT-040B-LTLCardinality-03 311816 m, 28150 m/sec, 1859689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/530 5/2000 ShieldRVt-PT-040B-LTLCardinality-03 449489 m, 27534 m/sec, 2777133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/530 6/2000 ShieldRVt-PT-040B-LTLCardinality-03 586568 m, 27415 m/sec, 3680801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/530 7/2000 ShieldRVt-PT-040B-LTLCardinality-03 717907 m, 26267 m/sec, 4581157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/530 8/2000 ShieldRVt-PT-040B-LTLCardinality-03 850562 m, 26531 m/sec, 5469980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/530 9/2000 ShieldRVt-PT-040B-LTLCardinality-03 979502 m, 25788 m/sec, 6355060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/530 11/2000 ShieldRVt-PT-040B-LTLCardinality-03 1109839 m, 26067 m/sec, 7226138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/530 12/2000 ShieldRVt-PT-040B-LTLCardinality-03 1236467 m, 25325 m/sec, 8092881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/530 14/2000 ShieldRVt-PT-040B-LTLCardinality-03 1364153 m, 25537 m/sec, 8955704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/530 15/2000 ShieldRVt-PT-040B-LTLCardinality-03 1489754 m, 25120 m/sec, 9818350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/530 17/2000 ShieldRVt-PT-040B-LTLCardinality-03 1615057 m, 25060 m/sec, 10666492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/530 18/2000 ShieldRVt-PT-040B-LTLCardinality-03 1735758 m, 24140 m/sec, 11507723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/530 20/2000 ShieldRVt-PT-040B-LTLCardinality-03 1884119 m, 29672 m/sec, 12418205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/530 21/2000 ShieldRVt-PT-040B-LTLCardinality-03 2020424 m, 27261 m/sec, 13305616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/530 23/2000 ShieldRVt-PT-040B-LTLCardinality-03 2164329 m, 28781 m/sec, 14208528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/530 25/2000 ShieldRVt-PT-040B-LTLCardinality-03 2298558 m, 26845 m/sec, 15075989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 91/530 26/2000 ShieldRVt-PT-040B-LTLCardinality-03 2390193 m, 18327 m/sec, 15691876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 112/530 26/2000 ShieldRVt-PT-040B-LTLCardinality-03 2394557 m, 872 m/sec, 15718327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 147/530 26/2000 ShieldRVt-PT-040B-LTLCardinality-03 2394767 m, 42 m/sec, 15719588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-06: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040B-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040B-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-08: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040B-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 178/530 26/2000 ShieldRVt-PT-040B-LTLCardinality-03 2394932 m, 33 m/sec, 15720662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 417 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-040B"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-040B, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764701019"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-040B.tgz
mv ShieldRVt-PT-040B execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;