MCC'2024- Execution of r357-tall-171683764701011

About the Execution of LoLA for ShieldRVt-PT-040A

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16084.107	61566.00	62868.00	67.40	F?F?FF?TF?F?TTFT	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764701011.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-040A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764701011
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 9.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 115K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 34K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 23:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 11 23:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Apr 11 22:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 11 22:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 109K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-00
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-01
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-02
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-03
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-04
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-05
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-06
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-07
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-08
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-09
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-10
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-11
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-12
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-13
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-14
FORMULA_NAME ShieldRVt-PT-040A-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717204885202

FORMULA ShieldRVt-PT-040A-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040A-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717204946768

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 ShieldRVt-PT-040A-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 32 ShieldRVt-PT-040A-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for ShieldRVt-PT-040A-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for ShieldRVt-PT-040A-LTLCardinality-08
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-06-01 01:21:26] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldRVt-PT-040A-LTLCardinality-02
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 ShieldRVt-PT-040A-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for ShieldRVt-PT-040A-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 42 ShieldRVt-PT-040A-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 42 ShieldRVt-PT-040A-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for ShieldRVt-PT-040A-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for ShieldRVt-PT-040A-LTLCardinality-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2607
[[35mlola[0m][I] fired transitions : 4752
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 65 ShieldRVt-PT-040A-LTLCardinality-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 65 ShieldRVt-PT-040A-LTLCardinality-15
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 58 ShieldRVt-PT-040A-LTLCardinality-14
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 58 ShieldRVt-PT-040A-LTLCardinality-14
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 ShieldRVt-PT-040A-LTLCardinality-13
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 ShieldRVt-PT-040A-LTLCardinality-12
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ShieldRVt-PT-040A-LTLCardinality-07
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 ShieldRVt-PT-040A-LTLCardinality-05
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ShieldRVt-PT-040A-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-040A-LTLCardinality-03
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for ShieldRVt-PT-040A-LTLCardinality-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 4/719 15/2000 ShieldRVt-PT-040A-LTLCardinality-03 2038477 m, 407695 m/sec, 2240862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 9/719 31/2000 ShieldRVt-PT-040A-LTLCardinality-03 4196971 m, 431698 m/sec, 4613713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 14/719 47/2000 ShieldRVt-PT-040A-LTLCardinality-03 6380774 m, 436760 m/sec, 7014453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 19/719 63/2000 ShieldRVt-PT-040A-LTLCardinality-03 8532365 m, 430318 m/sec, 9379775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 24/719 79/2000 ShieldRVt-PT-040A-LTLCardinality-03 10674572 m, 428441 m/sec, 11734892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 29/719 94/2000 ShieldRVt-PT-040A-LTLCardinality-03 12822779 m, 429641 m/sec, 14096398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 34/719 110/2000 ShieldRVt-PT-040A-LTLCardinality-03 14965281 m, 428500 m/sec, 16451749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 39/719 125/2000 ShieldRVt-PT-040A-LTLCardinality-03 17100885 m, 427120 m/sec, 18799501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 44/719 141/2000 ShieldRVt-PT-040A-LTLCardinality-03 19241118 m, 428046 m/sec, 21152357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 49/719 157/2000 ShieldRVt-PT-040A-LTLCardinality-03 21395612 m, 430898 m/sec, 23520931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-040A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-040A-LTLCardinality-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 54/719 173/2000 ShieldRVt-PT-040A-LTLCardinality-03 23549220 m, 430721 m/sec, 25888375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-040A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-040A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764701011"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-040A.tgz
mv ShieldRVt-PT-040A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;