About the Execution of LoLA for ShieldRVt-PT-030B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.163 | 705659.00 | 714968.00 | 2238.00 | ?F??F?F????F???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764701004.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-030B, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764701004
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 808K
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 11 21:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Apr 11 21:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 11 21:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 364K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-00
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-01
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-02
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-03
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-04
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-05
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-06
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-07
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-08
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-09
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-10
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-11
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-12
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-13
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-14
FORMULA_NAME ShieldRVt-PT-030B-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717203641187
FORMULA ShieldRVt-PT-030B-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030B-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030B-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030B-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717204346846
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 ShieldRVt-PT-030B-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for ShieldRVt-PT-030B-LTLFireability-01
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-06-01 01:00:50] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 16 ShieldRVt-PT-030B-LTLFireability-04
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 16 ShieldRVt-PT-030B-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for ShieldRVt-PT-030B-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ShieldRVt-PT-030B-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ShieldRVt-PT-030B-LTLFireability-06
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 37 ShieldRVt-PT-030B-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 37 ShieldRVt-PT-030B-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 448
[[35mlola[0m][I] fired transitions : 514
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 37 ShieldRVt-PT-030B-LTLFireability-11
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for ShieldRVt-PT-030B-LTLFireability-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for ShieldRVt-PT-030B-LTLFireability-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-030B-LTLFireability-08
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for ShieldRVt-PT-030B-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for ShieldRVt-PT-030B-LTLFireability-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 4/276 9/2000 ShieldRVt-PT-030B-LTLFireability-08 1315356 m, 263071 m/sec, 2428696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 9/276 19/2000 ShieldRVt-PT-030B-LTLFireability-08 2822390 m, 301406 m/sec, 5279329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 14/276 28/2000 ShieldRVt-PT-030B-LTLFireability-08 4303549 m, 296231 m/sec, 8103576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 19/276 38/2000 ShieldRVt-PT-030B-LTLFireability-08 5817404 m, 302771 m/sec, 10717779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 24/276 48/2000 ShieldRVt-PT-030B-LTLFireability-08 7250136 m, 286546 m/sec, 13117182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 29/276 56/2000 ShieldRVt-PT-030B-LTLFireability-08 8612160 m, 272404 m/sec, 15619199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 34/276 63/2000 ShieldRVt-PT-030B-LTLFireability-08 9568753 m, 191318 m/sec, 17881427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 39/276 71/2000 ShieldRVt-PT-030B-LTLFireability-08 10880322 m, 262313 m/sec, 20561086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 44/276 81/2000 ShieldRVt-PT-030B-LTLFireability-08 12354216 m, 294778 m/sec, 23332949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 49/276 90/2000 ShieldRVt-PT-030B-LTLFireability-08 13816447 m, 292446 m/sec, 26080206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 54/276 100/2000 ShieldRVt-PT-030B-LTLFireability-08 15321021 m, 300914 m/sec, 28784618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 59/276 109/2000 ShieldRVt-PT-030B-LTLFireability-08 16751237 m, 286043 m/sec, 31160328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 64/276 118/2000 ShieldRVt-PT-030B-LTLFireability-08 18069078 m, 263568 m/sec, 33468091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 69/276 125/2000 ShieldRVt-PT-030B-LTLFireability-08 19137927 m, 213769 m/sec, 35782854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 74/276 132/2000 ShieldRVt-PT-030B-LTLFireability-08 20215214 m, 215457 m/sec, 38193131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 79/276 141/2000 ShieldRVt-PT-030B-LTLFireability-08 21627745 m, 282506 m/sec, 40900599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 84/276 150/2000 ShieldRVt-PT-030B-LTLFireability-08 23088994 m, 292249 m/sec, 43641756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 89/276 160/2000 ShieldRVt-PT-030B-LTLFireability-08 24511943 m, 284589 m/sec, 46330175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 94/276 169/2000 ShieldRVt-PT-030B-LTLFireability-08 25998066 m, 297224 m/sec, 48820545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 99/276 178/2000 ShieldRVt-PT-030B-LTLFireability-08 27345192 m, 269425 m/sec, 51118589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 104/276 186/2000 ShieldRVt-PT-030B-LTLFireability-08 28621800 m, 255321 m/sec, 53568241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 109/276 192/2000 ShieldRVt-PT-030B-LTLFireability-08 29528960 m, 181432 m/sec, 55754069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 114/276 201/2000 ShieldRVt-PT-030B-LTLFireability-08 30880415 m, 270291 m/sec, 58482975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 119/276 210/2000 ShieldRVt-PT-030B-LTLFireability-08 32361494 m, 296215 m/sec, 61274580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 124/276 220/2000 ShieldRVt-PT-030B-LTLFireability-08 33820070 m, 291715 m/sec, 64030417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 129/276 230/2000 ShieldRVt-PT-030B-LTLFireability-08 35332641 m, 302514 m/sec, 66711035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 134/276 238/2000 ShieldRVt-PT-030B-LTLFireability-08 36648799 m, 263231 m/sec, 68929177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 139/276 246/2000 ShieldRVt-PT-030B-LTLFireability-08 37888513 m, 247942 m/sec, 71110281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 144/276 254/2000 ShieldRVt-PT-030B-LTLFireability-08 39017573 m, 225812 m/sec, 73504065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 149/276 260/2000 ShieldRVt-PT-030B-LTLFireability-08 39975429 m, 191571 m/sec, 75780815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 154/276 269/2000 ShieldRVt-PT-030B-LTLFireability-08 41400862 m, 285086 m/sec, 78467607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 159/276 279/2000 ShieldRVt-PT-030B-LTLFireability-08 42892536 m, 298334 m/sec, 81247217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 164/276 288/2000 ShieldRVt-PT-030B-LTLFireability-08 44355071 m, 292507 m/sec, 84001059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 169/276 298/2000 ShieldRVt-PT-030B-LTLFireability-08 45839620 m, 296909 m/sec, 86560843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 174/276 307/2000 ShieldRVt-PT-030B-LTLFireability-08 47225891 m, 277254 m/sec, 88877230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 179/276 315/2000 ShieldRVt-PT-030B-LTLFireability-08 48527812 m, 260384 m/sec, 91317048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 184/276 321/2000 ShieldRVt-PT-030B-LTLFireability-08 49443914 m, 183220 m/sec, 93520453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 189/276 330/2000 ShieldRVt-PT-030B-LTLFireability-08 50742080 m, 259633 m/sec, 96044518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 194/276 339/2000 ShieldRVt-PT-030B-LTLFireability-08 52195213 m, 290626 m/sec, 98799634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 199/276 348/2000 ShieldRVt-PT-030B-LTLFireability-08 53627571 m, 286471 m/sec, 101482002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 204/276 358/2000 ShieldRVt-PT-030B-LTLFireability-08 55070737 m, 288633 m/sec, 104176843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 209/276 367/2000 ShieldRVt-PT-030B-LTLFireability-08 56497878 m, 285428 m/sec, 106661369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 214/276 376/2000 ShieldRVt-PT-030B-LTLFireability-08 57852872 m, 270998 m/sec, 108969451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 219/276 384/2000 ShieldRVt-PT-030B-LTLFireability-08 59169692 m, 263364 m/sec, 111385331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 224/276 391/2000 ShieldRVt-PT-030B-LTLFireability-08 60120719 m, 190205 m/sec, 113587535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 229/276 398/2000 ShieldRVt-PT-030B-LTLFireability-08 61278658 m, 231587 m/sec, 115984143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 234/276 408/2000 ShieldRVt-PT-030B-LTLFireability-08 62748367 m, 293941 m/sec, 118584836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 239/276 417/2000 ShieldRVt-PT-030B-LTLFireability-08 64213463 m, 293019 m/sec, 121108143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 244/276 426/2000 ShieldRVt-PT-030B-LTLFireability-08 65617514 m, 280810 m/sec, 123462420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 249/276 434/2000 ShieldRVt-PT-030B-LTLFireability-08 66864128 m, 249322 m/sec, 125628256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 254/276 443/2000 ShieldRVt-PT-030B-LTLFireability-08 68209161 m, 269006 m/sec, 127853768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 259/276 452/2000 ShieldRVt-PT-030B-LTLFireability-08 69559041 m, 269976 m/sec, 130073705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 264/276 460/2000 ShieldRVt-PT-030B-LTLFireability-08 70866059 m, 261403 m/sec, 132168464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 269/276 469/2000 ShieldRVt-PT-030B-LTLFireability-08 72163606 m, 259509 m/sec, 134261665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 274/276 477/2000 ShieldRVt-PT-030B-LTLFireability-08 73437271 m, 254733 m/sec, 136338926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ShieldRVt-PT-030B-LTLFireability-15
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-030B-LTLFireability-08
[[35mlola[0m][I] time limit : 3311 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 530
[[35mlola[0m][I] fired transitions : 530
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ShieldRVt-PT-030B-LTLFireability-14
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 5/300 2/2000 ShieldRVt-PT-030B-LTLFireability-14 225944 m, 45188 m/sec, 975191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 10/300 4/2000 ShieldRVt-PT-030B-LTLFireability-14 424531 m, 39717 m/sec, 1941894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 15/300 6/2000 ShieldRVt-PT-030B-LTLFireability-14 593664 m, 33826 m/sec, 2899550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 20/300 7/2000 ShieldRVt-PT-030B-LTLFireability-14 774643 m, 36195 m/sec, 3861414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 25/300 8/2000 ShieldRVt-PT-030B-LTLFireability-14 940609 m, 33193 m/sec, 4821155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 30/300 10/2000 ShieldRVt-PT-030B-LTLFireability-14 1126612 m, 37200 m/sec, 5778019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 35/300 11/2000 ShieldRVt-PT-030B-LTLFireability-14 1288642 m, 32406 m/sec, 6733106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 40/300 13/2000 ShieldRVt-PT-030B-LTLFireability-14 1479866 m, 38244 m/sec, 7686775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 45/300 14/2000 ShieldRVt-PT-030B-LTLFireability-14 1640936 m, 32214 m/sec, 8643226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 50/300 16/2000 ShieldRVt-PT-030B-LTLFireability-14 1804346 m, 32682 m/sec, 9592739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 55/300 17/2000 ShieldRVt-PT-030B-LTLFireability-14 1944338 m, 27998 m/sec, 10541163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 60/300 18/2000 ShieldRVt-PT-030B-LTLFireability-14 2093891 m, 29910 m/sec, 11492058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 65/300 19/2000 ShieldRVt-PT-030B-LTLFireability-14 2236022 m, 28426 m/sec, 12439789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 70/300 21/2000 ShieldRVt-PT-030B-LTLFireability-14 2382912 m, 29378 m/sec, 13384248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 75/300 22/2000 ShieldRVt-PT-030B-LTLFireability-14 2533067 m, 30031 m/sec, 14328080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 80/300 23/2000 ShieldRVt-PT-030B-LTLFireability-14 2666634 m, 26713 m/sec, 15269754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 85/300 24/2000 ShieldRVt-PT-030B-LTLFireability-14 2833241 m, 33321 m/sec, 16114768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 90/300 26/2000 ShieldRVt-PT-030B-LTLFireability-14 2993843 m, 32120 m/sec, 17063910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 95/300 27/2000 ShieldRVt-PT-030B-LTLFireability-14 3150629 m, 31357 m/sec, 17977119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 100/300 28/2000 ShieldRVt-PT-030B-LTLFireability-14 3290198 m, 27913 m/sec, 18914509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 105/300 30/2000 ShieldRVt-PT-030B-LTLFireability-14 3437552 m, 29470 m/sec, 19855024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 110/300 31/2000 ShieldRVt-PT-030B-LTLFireability-14 3578605 m, 28210 m/sec, 20793341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 115/300 32/2000 ShieldRVt-PT-030B-LTLFireability-14 3720204 m, 28319 m/sec, 21730738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 120/300 33/2000 ShieldRVt-PT-030B-LTLFireability-14 3874370 m, 30833 m/sec, 22666448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 125/300 34/2000 ShieldRVt-PT-030B-LTLFireability-14 4006946 m, 26515 m/sec, 23603769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 130/300 36/2000 ShieldRVt-PT-030B-LTLFireability-14 4191518 m, 36914 m/sec, 24547169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 135/300 37/2000 ShieldRVt-PT-030B-LTLFireability-14 4352167 m, 32129 m/sec, 25497170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 140/300 39/2000 ShieldRVt-PT-030B-LTLFireability-14 4513842 m, 32335 m/sec, 26440116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 145/300 40/2000 ShieldRVt-PT-030B-LTLFireability-14 4653729 m, 27977 m/sec, 27383659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 150/300 41/2000 ShieldRVt-PT-030B-LTLFireability-14 4802240 m, 29702 m/sec, 28328708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 155/300 42/2000 ShieldRVt-PT-030B-LTLFireability-14 4943411 m, 28234 m/sec, 29273480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 160/300 44/2000 ShieldRVt-PT-030B-LTLFireability-14 5088790 m, 29075 m/sec, 30214401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 165/300 45/2000 ShieldRVt-PT-030B-LTLFireability-14 5240436 m, 30329 m/sec, 31154614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 170/300 46/2000 ShieldRVt-PT-030B-LTLFireability-14 5373961 m, 26705 m/sec, 32095494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 175/300 47/2000 ShieldRVt-PT-030B-LTLFireability-14 5534571 m, 32122 m/sec, 33034126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 180/300 49/2000 ShieldRVt-PT-030B-LTLFireability-14 5673758 m, 27837 m/sec, 33973042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 185/300 50/2000 ShieldRVt-PT-030B-LTLFireability-14 5812682 m, 27784 m/sec, 34911508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 190/300 51/2000 ShieldRVt-PT-030B-LTLFireability-14 5937708 m, 25005 m/sec, 35847060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 195/300 52/2000 ShieldRVt-PT-030B-LTLFireability-14 6054272 m, 23312 m/sec, 36781973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 200/300 53/2000 ShieldRVt-PT-030B-LTLFireability-14 6186446 m, 26434 m/sec, 37713661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 205/300 54/2000 ShieldRVt-PT-030B-LTLFireability-14 6307376 m, 24186 m/sec, 38645018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 210/300 55/2000 ShieldRVt-PT-030B-LTLFireability-14 6427990 m, 24122 m/sec, 39578520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 215/300 56/2000 ShieldRVt-PT-030B-LTLFireability-14 6563021 m, 27006 m/sec, 40506947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 220/300 57/2000 ShieldRVt-PT-030B-LTLFireability-14 6680822 m, 23560 m/sec, 41435252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 225/300 58/2000 ShieldRVt-PT-030B-LTLFireability-14 6814598 m, 26755 m/sec, 42361006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 230/300 59/2000 ShieldRVt-PT-030B-LTLFireability-14 6960100 m, 29100 m/sec, 43295028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 235/300 61/2000 ShieldRVt-PT-030B-LTLFireability-14 7093387 m, 26657 m/sec, 44229264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 240/300 62/2000 ShieldRVt-PT-030B-LTLFireability-14 7230418 m, 27406 m/sec, 45154815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 245/300 63/2000 ShieldRVt-PT-030B-LTLFireability-14 7349436 m, 23803 m/sec, 46079964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 250/300 64/2000 ShieldRVt-PT-030B-LTLFireability-14 7471829 m, 24478 m/sec, 47004552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 255/300 65/2000 ShieldRVt-PT-030B-LTLFireability-14 7599718 m, 25577 m/sec, 47927985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 260/300 66/2000 ShieldRVt-PT-030B-LTLFireability-14 7716511 m, 23358 m/sec, 48853709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 265/300 67/2000 ShieldRVt-PT-030B-LTLFireability-14 7845651 m, 25828 m/sec, 49776909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 270/300 68/2000 ShieldRVt-PT-030B-LTLFireability-14 7968151 m, 24500 m/sec, 50698090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 275/300 69/2000 ShieldRVt-PT-030B-LTLFireability-14 8083176 m, 23005 m/sec, 51618949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 280/300 70/2000 ShieldRVt-PT-030B-LTLFireability-14 8257193 m, 34803 m/sec, 52552542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 285/300 72/2000 ShieldRVt-PT-030B-LTLFireability-14 8417390 m, 32039 m/sec, 53493480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 290/300 73/2000 ShieldRVt-PT-030B-LTLFireability-14 8577038 m, 31929 m/sec, 54427004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 295/300 74/2000 ShieldRVt-PT-030B-LTLFireability-14 8715799 m, 27752 m/sec, 55358427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 300/300 76/2000 ShieldRVt-PT-030B-LTLFireability-14 8861133 m, 29066 m/sec, 56287816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ShieldRVt-PT-030B-LTLFireability-13
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ShieldRVt-PT-030B-LTLFireability-14
[[35mlola[0m][I] time limit : 3001 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 5/300 2/5 ShieldRVt-PT-030B-LTLFireability-14 224294 m, -1727367 m/sec, 968360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 10/300 4/5 ShieldRVt-PT-030B-LTLFireability-14 423495 m, 39840 m/sec, 1936467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 55 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 ShieldRVt-PT-030B-LTLFireability-12
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldRVt-PT-030B-LTLFireability-09
[[35mlola[0m][I] time limit : 426 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldRVt-PT-030B-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 295
[[35mlola[0m][I] fired transitions : 295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldRVt-PT-030B-LTLFireability-07
[[35mlola[0m][I] time limit : 497 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/497 6/2000 ShieldRVt-PT-030B-LTLFireability-07 384005 m, 76801 m/sec, 1071217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/497 12/2000 ShieldRVt-PT-030B-LTLFireability-07 731886 m, 69576 m/sec, 2143772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/497 17/2000 ShieldRVt-PT-030B-LTLFireability-07 1080245 m, 69671 m/sec, 3223015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/497 21/2000 ShieldRVt-PT-030B-LTLFireability-07 1363904 m, 56731 m/sec, 4099032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/497 25/2000 ShieldRVt-PT-030B-LTLFireability-07 1578097 m, 42838 m/sec, 4792704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/497 29/2000 ShieldRVt-PT-030B-LTLFireability-07 1873583 m, 59097 m/sec, 5700916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/497 34/2000 ShieldRVt-PT-030B-LTLFireability-07 2196260 m, 64535 m/sec, 6783943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/497 39/2000 ShieldRVt-PT-030B-LTLFireability-07 2514529 m, 63653 m/sec, 7871126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/497 44/2000 ShieldRVt-PT-030B-LTLFireability-07 2826933 m, 62480 m/sec, 8963646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/497 49/2000 ShieldRVt-PT-030B-LTLFireability-07 3137780 m, 62169 m/sec, 10059215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/497 54/2000 ShieldRVt-PT-030B-LTLFireability-07 3485798 m, 69603 m/sec, 11138729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/497 59/2000 ShieldRVt-PT-030B-LTLFireability-07 3807497 m, 64339 m/sec, 12225166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/497 64/2000 ShieldRVt-PT-030B-LTLFireability-07 4125473 m, 63595 m/sec, 13314732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/497 69/2000 ShieldRVt-PT-030B-LTLFireability-07 4439621 m, 62829 m/sec, 14403012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/497 74/2000 ShieldRVt-PT-030B-LTLFireability-07 4757688 m, 63613 m/sec, 15496831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030B-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/497 77/2000 ShieldRVt-PT-030B-LTLFireability-07 4986481 m, 45758 m/sec, 16211217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-030B"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-030B, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764701004"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-030B.tgz
mv ShieldRVt-PT-030B execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;