MCC'2024- Execution of r357-tall-171683764600996

About the Execution of LoLA for ShieldRVt-PT-030A

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16065.096	68549.00	69873.00	102.70	?TFF?FF?FTFF????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764600996.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-030A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764600996
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 12 01:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 12 01:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 12 00:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 12 00:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 82K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-00
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-01
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-02
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-03
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-04
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-05
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-06
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-07
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-08
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-09
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-10
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-11
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-12
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-13
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-14
FORMULA_NAME ShieldRVt-PT-030A-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717202748219

FORMULA ShieldRVt-PT-030A-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717202816768

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVt-PT-030A-LTLFireability-01
[[35mlola[0m][I] time limit : 120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 19 ShieldRVt-PT-030A-LTLFireability-05
[[35mlola[0m][I] time limit : 124 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 19 ShieldRVt-PT-030A-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for ShieldRVt-PT-030A-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 ShieldRVt-PT-030A-LTLFireability-02
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ShieldRVt-PT-030A-LTLFireability-11
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 164
[[35mlola[0m][I] fired transitions : 164
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ShieldRVt-PT-030A-LTLFireability-10
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 178
[[35mlola[0m][I] fired transitions : 178
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldRVt-PT-030A-LTLFireability-09
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 ShieldRVt-PT-030A-LTLFireability-03
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 164
[[35mlola[0m][I] fired transitions : 164
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 ShieldRVt-PT-030A-LTLFireability-06
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-06-01 00:45:48] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2415
[[35mlola[0m][I] fired transitions : 2416
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ShieldRVt-PT-030A-LTLFireability-08
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ShieldRVt-PT-030A-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2770
[[35mlola[0m][I] fired transitions : 3032
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 ShieldRVt-PT-030A-LTLFireability-12
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ShieldRVt-PT-030A-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/514 18/2000 ShieldRVt-PT-030A-LTLFireability-12 2555659 m, 511131 m/sec, 2925150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 10/514 36/2000 ShieldRVt-PT-030A-LTLFireability-12 5165965 m, 522061 m/sec, 5910949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 15/514 54/2000 ShieldRVt-PT-030A-LTLFireability-12 7770055 m, 520818 m/sec, 8890971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 20/514 72/2000 ShieldRVt-PT-030A-LTLFireability-12 10382838 m, 522556 m/sec, 11883572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 25/514 89/2000 ShieldRVt-PT-030A-LTLFireability-12 12979897 m, 519411 m/sec, 14856872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 30/514 107/2000 ShieldRVt-PT-030A-LTLFireability-12 15590821 m, 522184 m/sec, 17842151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 35/514 125/2000 ShieldRVt-PT-030A-LTLFireability-12 18167369 m, 515309 m/sec, 20788397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 40/514 143/2000 ShieldRVt-PT-030A-LTLFireability-12 20789399 m, 524406 m/sec, 23787068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 45/514 161/2000 ShieldRVt-PT-030A-LTLFireability-12 23373133 m, 516746 m/sec, 26741675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 50/514 178/2000 ShieldRVt-PT-030A-LTLFireability-12 25951346 m, 515642 m/sec, 29691295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 55/514 196/2000 ShieldRVt-PT-030A-LTLFireability-12 28551360 m, 520002 m/sec, 32667211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 60/514 214/2000 ShieldRVt-PT-030A-LTLFireability-12 31134191 m, 516566 m/sec, 35625514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 65/514 231/2000 ShieldRVt-PT-030A-LTLFireability-12 33718529 m, 516867 m/sec, 38584089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-030A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-030A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764600996"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-030A.tgz
mv ShieldRVt-PT-030A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;