About the Execution of LoLA for ShieldRVt-PT-030A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16192.075 | 71347.00 | 73855.00 | 471.90 | ?F?FFFFF?TFFFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764600995.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-030A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764600995
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 12 01:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 12 01:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 12 00:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 12 00:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 82K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-00
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-01
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-02
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-03
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-04
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-05
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-06
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-07
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-08
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-09
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-10
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-11
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-12
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-13
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-14
FORMULA_NAME ShieldRVt-PT-030A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717202666054
FORMULA ShieldRVt-PT-030A-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717202737401
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 ShieldRVt-PT-030A-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for ShieldRVt-PT-030A-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ShieldRVt-PT-030A-LTLCardinality-04
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 164
[[35mlola[0m][I] fired transitions : 164
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldRVt-PT-030A-LTLCardinality-06
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 141
[[35mlola[0m][I] fired transitions : 141
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 ShieldRVt-PT-030A-LTLCardinality-12
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 166
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 13 ShieldRVt-PT-030A-LTLCardinality-03
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 ShieldRVt-PT-030A-LTLCardinality-15
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 ShieldRVt-PT-030A-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 51 ShieldRVt-PT-030A-LTLCardinality-13
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for ShieldRVt-PT-030A-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 51 ShieldRVt-PT-030A-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 105
[[35mlola[0m][I] fired transitions : 123
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for ShieldRVt-PT-030A-LTLCardinality-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ShieldRVt-PT-030A-LTLCardinality-05
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 13 ShieldRVt-PT-030A-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 354
[[35mlola[0m][I] fired transitions : 378
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 13 ShieldRVt-PT-030A-LTLCardinality-03
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for ShieldRVt-PT-030A-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ShieldRVt-PT-030A-LTLCardinality-11
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 ShieldRVt-PT-030A-LTLCardinality-14
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ShieldRVt-PT-030A-LTLCardinality-10
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ShieldRVt-PT-030A-LTLCardinality-09
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVt-PT-030A-LTLCardinality-07
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ShieldRVt-PT-030A-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 166
[[35mlola[0m][I] fired transitions : 167
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 ShieldRVt-PT-030A-LTLCardinality-02
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ShieldRVt-PT-030A-LTLCardinality-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for ShieldRVt-PT-030A-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/1199 18/2000 ShieldRVt-PT-030A-LTLCardinality-02 2539032 m, 507806 m/sec, 2906039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 10/1199 36/2000 ShieldRVt-PT-030A-LTLCardinality-02 5119281 m, 516049 m/sec, 5857579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 15/1199 53/2000 ShieldRVt-PT-030A-LTLCardinality-02 7709936 m, 518131 m/sec, 8822039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 20/1199 71/2000 ShieldRVt-PT-030A-LTLCardinality-02 10274488 m, 512910 m/sec, 11759307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 25/1199 88/2000 ShieldRVt-PT-030A-LTLCardinality-02 12817384 m, 508579 m/sec, 14670499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 30/1199 106/2000 ShieldRVt-PT-030A-LTLCardinality-02 15360484 m, 508620 m/sec, 17578569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 35/1199 123/2000 ShieldRVt-PT-030A-LTLCardinality-02 17918994 m, 511702 m/sec, 20504459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 40/1199 141/2000 ShieldRVt-PT-030A-LTLCardinality-02 20501723 m, 516545 m/sec, 23457892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 45/1199 158/2000 ShieldRVt-PT-030A-LTLCardinality-02 23074866 m, 514628 m/sec, 26400921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 50/1199 176/2000 ShieldRVt-PT-030A-LTLCardinality-02 25647036 m, 514434 m/sec, 29343466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 55/1199 194/2000 ShieldRVt-PT-030A-LTLCardinality-02 28222696 m, 515132 m/sec, 32290713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 60/1199 211/2000 ShieldRVt-PT-030A-LTLCardinality-02 30809396 m, 517340 m/sec, 35253171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-02: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 65/1199 229/2000 ShieldRVt-PT-030A-LTLCardinality-02 33371343 m, 512389 m/sec, 38186461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-030A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-030A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764600995"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-030A.tgz
mv ShieldRVt-PT-030A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;