About the Execution of LoLA for ShieldRVt-PT-030A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.531 | 529961.00 | 462219.00 | 1691.90 | ?T?T????TF??T??T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764600993.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-030A, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764600993
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 12 01:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 12 01:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 12 00:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 12 00:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 82K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-00
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-01
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-02
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-03
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-04
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-05
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-06
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-07
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-08
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-09
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-10
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2024-11
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2023-12
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2023-13
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2023-14
FORMULA_NAME ShieldRVt-PT-030A-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717202080189
FORMULA ShieldRVt-PT-030A-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-CTLCardinality-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-030A-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717202610150
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 ShieldRVt-PT-030A-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for ShieldRVt-PT-030A-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 ShieldRVt-PT-030A-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-030A-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for ShieldRVt-PT-030A-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldRVt-PT-030A-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVt-PT-030A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 44 ShieldRVt-PT-030A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 ShieldRVt-PT-030A-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 ShieldRVt-PT-030A-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for ShieldRVt-PT-030A-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for ShieldRVt-PT-030A-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for ShieldRVt-PT-030A-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 30 ShieldRVt-PT-030A-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 30 ShieldRVt-PT-030A-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for ShieldRVt-PT-030A-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for ShieldRVt-PT-030A-CTLCardinality-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/299 11/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 2470884 m, 494176 m/sec, 4774206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/299 21/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 4769892 m, 459801 m/sec, 9467059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/299 31/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 7011395 m, 448300 m/sec, 14118236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/299 40/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 9131872 m, 424095 m/sec, 18605423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/299 50/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 11382226 m, 450070 m/sec, 23240974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/299 59/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 13448894 m, 413333 m/sec, 27629102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/299 68/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 15472820 m, 404785 m/sec, 31927561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/299 76/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 17506940 m, 406824 m/sec, 36245263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/299 86/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 19780299 m, 454671 m/sec, 40906208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/299 95/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 21859482 m, 415836 m/sec, 45272865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/299 104/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 23893726 m, 406848 m/sec, 49632392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/299 113/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 25984082 m, 418071 m/sec, 54004417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/299 122/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 28023710 m, 407925 m/sec, 58236577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/299 131/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 30157308 m, 426719 m/sec, 62591055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/299 140/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 32128174 m, 394173 m/sec, 66799334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/299 149/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 34341629 m, 442691 m/sec, 71366711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/299 159/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 36544355 m, 440545 m/sec, 75864519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/299 168/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 38571248 m, 405378 m/sec, 80150306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/299 176/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 40490419 m, 383834 m/sec, 84244685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/299 184/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 42428586 m, 387633 m/sec, 88336969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/299 193/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 44346219 m, 383526 m/sec, 92498983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/299 202/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 46526379 m, 436032 m/sec, 96937708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/299 211/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 48483034 m, 391331 m/sec, 101156470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/299 220/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 50694786 m, 442350 m/sec, 105596633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 125/299 229/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 52694568 m, 399956 m/sec, 109762483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 130/299 237/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 54685968 m, 398280 m/sec, 113899139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 135/299 246/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 56708148 m, 404436 m/sec, 118168462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 140/299 256/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 58876469 m, 433664 m/sec, 122618277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 145/299 264/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 60866268 m, 397959 m/sec, 126974322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 150/299 273/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 62866636 m, 400073 m/sec, 131244748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 155/299 283/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 65121782 m, 451029 m/sec, 135858496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 160/299 292/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 67389019 m, 453447 m/sec, 140492605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 165/299 301/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 69476906 m, 417577 m/sec, 144881154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 170/299 310/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 71457683 m, 396155 m/sec, 149036606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 175/299 319/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 73584294 m, 425322 m/sec, 153376783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 180/299 328/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 75588517 m, 400844 m/sec, 157625201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 185/299 337/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 77653395 m, 412975 m/sec, 161917368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 190/299 346/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 79682097 m, 405740 m/sec, 166145489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 195/299 354/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 81690967 m, 401774 m/sec, 170249354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 200/299 363/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 83686223 m, 399051 m/sec, 174469945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 205/299 371/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 85643316 m, 391418 m/sec, 178632639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 210/299 380/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 87744537 m, 420244 m/sec, 183004312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 215/299 390/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 89864396 m, 423971 m/sec, 187431909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 220/299 398/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 91833425 m, 393805 m/sec, 191638048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 225/299 407/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 93844780 m, 402271 m/sec, 195931327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 230/299 417/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 96059895 m, 443023 m/sec, 200379985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 235/299 425/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 98099668 m, 407954 m/sec, 204597440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 240/299 433/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 99985520 m, 377170 m/sec, 208667163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 245/299 442/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 102065893 m, 416074 m/sec, 212886404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 250/299 451/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 104092962 m, 405413 m/sec, 217031238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 255/299 460/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 106128826 m, 407172 m/sec, 221156578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 260/299 469/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 108143365 m, 402907 m/sec, 225396781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 265/299 478/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 110313525 m, 434032 m/sec, 229844677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 270/299 487/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 112308699 m, 399034 m/sec, 234069803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 275/299 495/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 114180098 m, 374279 m/sec, 238158900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 280/299 504/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 116178077 m, 399595 m/sec, 242347505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 285/299 512/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 118154028 m, 395190 m/sec, 246478603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 290/299 521/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 120156430 m, 400480 m/sec, 250633031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 295/299 529/2000 ShieldRVt-PT-030A-CTLCardinality-2024-07 122189408 m, 406595 m/sec, 254969584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for ShieldRVt-PT-030A-CTLCardinality-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ShieldRVt-PT-030A-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVt-PT-030A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 3298 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for ShieldRVt-PT-030A-CTLCardinality-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/299 15/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 3168536 m, 633707 m/sec, 3513944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 10/299 28/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 6005146 m, 567322 m/sec, 6661192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 15/299 40/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 8762450 m, 551460 m/sec, 9720566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 20/299 52/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 11491376 m, 545785 m/sec, 12748959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 25/299 61/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 13566998 m, 415124 m/sec, 15705020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 30/299 69/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 15564092 m, 399418 m/sec, 18953675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 35/299 78/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 17618427 m, 410867 m/sec, 22213714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 40/299 87/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 19768785 m, 430071 m/sec, 25464543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 45/299 96/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 21800590 m, 406361 m/sec, 28722448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 50/299 105/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 23821011 m, 404084 m/sec, 31910941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 55/299 114/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 25917761 m, 419350 m/sec, 35118922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 60/299 123/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 28017037 m, 419855 m/sec, 38326634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 65/299 133/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 30229048 m, 442402 m/sec, 41617033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 70/299 141/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 32189524 m, 392095 m/sec, 44758356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 75/299 150/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 34275503 m, 417195 m/sec, 47936615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 80/299 159/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 36261688 m, 397237 m/sec, 51074839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 85/299 167/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 38236573 m, 394977 m/sec, 54236280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 90/299 176/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 40299196 m, 412524 m/sec, 57395160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 95/299 185/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 42326571 m, 405475 m/sec, 60623447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 100/299 194/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 44350463 m, 404778 m/sec, 63796277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 105/299 207/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 47234415 m, 576790 m/sec, 67036701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 110/299 217/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 49521305 m, 457378 m/sec, 70174762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 756
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 115/299 225/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 51527972 m, 401333 m/sec, 73387956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 120/299 234/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 53597932 m, 413992 m/sec, 76631686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 125/299 243/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 55562155 m, 392844 m/sec, 79796050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 130/299 252/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 57629295 m, 413428 m/sec, 82983502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 791
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 135/299 261/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 59730627 m, 420266 m/sec, 86177774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 140/299 270/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 61769153 m, 407705 m/sec, 89396156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 809
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 145/299 279/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 63963126 m, 438794 m/sec, 92668136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 818
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 161/299 283/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 64788620 m, 165098 m/sec, 93616417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 175/299 283/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 64788921 m, 60 m/sec, 93616722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 191/299 283/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 64789309 m, 77 m/sec, 93617117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-030A-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-030A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-10: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-030A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 214/299 283/2000 ShieldRVt-PT-030A-CTLCardinality-2023-14 64790806 m, 299 m/sec, 93618751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-030A"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-030A, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764600993"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-030A.tgz
mv ShieldRVt-PT-030A execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;