About the Execution of LoLA for ShieldRVt-PT-010B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3605.296 | 282085.00 | 283704.00 | 951.40 | FFFTTFFFFFFT?FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764600972.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-010B, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764600972
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:55 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:55 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Apr 11 21:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Apr 11 21:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Apr 11 21:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Apr 11 21:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 119K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-00
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-01
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-02
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-03
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-04
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-05
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-06
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-07
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-08
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-09
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-10
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-11
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-12
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-13
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-14
FORMULA_NAME ShieldRVt-PT-010B-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717200771316
FORMULA ShieldRVt-PT-010B-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-010B-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-010B-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-010B-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m] [1m[33mShieldRVt-PT-010B-LTLFireability-12: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 282 secs. Pages in use: 121
BK_STOP 1717201053401
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 10 ShieldRVt-PT-010B-LTLFireability-02
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 10 ShieldRVt-PT-010B-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 10 ShieldRVt-PT-010B-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for ShieldRVt-PT-010B-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for ShieldRVt-PT-010B-LTLFireability-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 ShieldRVt-PT-010B-LTLFireability-01
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 ShieldRVt-PT-010B-LTLFireability-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2081
[[35mlola[0m][I] fired transitions : 2831
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 ShieldRVt-PT-010B-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 61 ShieldRVt-PT-010B-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 61 ShieldRVt-PT-010B-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-06-01 00:12:53] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 20 ShieldRVt-PT-010B-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for ShieldRVt-PT-010B-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for ShieldRVt-PT-010B-LTLFireability-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for ShieldRVt-PT-010B-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for ShieldRVt-PT-010B-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for ShieldRVt-PT-010B-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/239 3/2000 ShieldRVt-PT-010B-LTLFireability-12 425784 m, 85156 m/sec, 1643957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 10/239 6/2000 ShieldRVt-PT-010B-LTLFireability-12 823801 m, 79603 m/sec, 3378425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 15/239 9/2000 ShieldRVt-PT-010B-LTLFireability-12 1217548 m, 78749 m/sec, 5147816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 20/239 12/2000 ShieldRVt-PT-010B-LTLFireability-12 1586574 m, 73805 m/sec, 6992825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 25/239 14/2000 ShieldRVt-PT-010B-LTLFireability-12 1938971 m, 70479 m/sec, 8823369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 30/239 17/2000 ShieldRVt-PT-010B-LTLFireability-12 2312830 m, 74771 m/sec, 10532793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 35/239 19/2000 ShieldRVt-PT-010B-LTLFireability-12 2686868 m, 74807 m/sec, 12254234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 40/239 22/2000 ShieldRVt-PT-010B-LTLFireability-12 3068257 m, 76277 m/sec, 14005596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 45/239 25/2000 ShieldRVt-PT-010B-LTLFireability-12 3443654 m, 75079 m/sec, 15767178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 50/239 27/2000 ShieldRVt-PT-010B-LTLFireability-12 3806440 m, 72557 m/sec, 17480893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 55/239 30/2000 ShieldRVt-PT-010B-LTLFireability-12 4167846 m, 72281 m/sec, 19222108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 60/239 32/2000 ShieldRVt-PT-010B-LTLFireability-12 4532863 m, 73003 m/sec, 20987510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 65/239 35/2000 ShieldRVt-PT-010B-LTLFireability-12 4907857 m, 74998 m/sec, 22760953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 70/239 38/2000 ShieldRVt-PT-010B-LTLFireability-12 5271772 m, 72783 m/sec, 24524364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 75/239 40/2000 ShieldRVt-PT-010B-LTLFireability-12 5629570 m, 71559 m/sec, 26264453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 80/239 43/2000 ShieldRVt-PT-010B-LTLFireability-12 5998749 m, 73835 m/sec, 28010467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 85/239 45/2000 ShieldRVt-PT-010B-LTLFireability-12 6353649 m, 70980 m/sec, 29730972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 90/239 48/2000 ShieldRVt-PT-010B-LTLFireability-12 6703739 m, 70018 m/sec, 31450308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 95/239 50/2000 ShieldRVt-PT-010B-LTLFireability-12 7057289 m, 70710 m/sec, 33184142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 100/239 52/2000 ShieldRVt-PT-010B-LTLFireability-12 7401525 m, 68847 m/sec, 34903677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 105/239 55/2000 ShieldRVt-PT-010B-LTLFireability-12 7749749 m, 69644 m/sec, 36643405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 110/239 57/2000 ShieldRVt-PT-010B-LTLFireability-12 8091061 m, 68262 m/sec, 38368240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 115/239 60/2000 ShieldRVt-PT-010B-LTLFireability-12 8432324 m, 68252 m/sec, 40078097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 120/239 62/2000 ShieldRVt-PT-010B-LTLFireability-12 8767930 m, 67121 m/sec, 41796203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 125/239 65/2000 ShieldRVt-PT-010B-LTLFireability-12 9170959 m, 80605 m/sec, 43715450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 130/239 68/2000 ShieldRVt-PT-010B-LTLFireability-12 9555704 m, 76949 m/sec, 45704496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 135/239 70/2000 ShieldRVt-PT-010B-LTLFireability-12 9922451 m, 73349 m/sec, 47665863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 140/239 73/2000 ShieldRVt-PT-010B-LTLFireability-12 10278457 m, 71201 m/sec, 49700786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 145/239 75/2000 ShieldRVt-PT-010B-LTLFireability-12 10612989 m, 66906 m/sec, 51738966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 150/239 77/2000 ShieldRVt-PT-010B-LTLFireability-12 10955117 m, 68425 m/sec, 53704047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 155/239 80/2000 ShieldRVt-PT-010B-LTLFireability-12 11307672 m, 70511 m/sec, 55646269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 160/239 82/2000 ShieldRVt-PT-010B-LTLFireability-12 11664982 m, 71462 m/sec, 57588860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 165/239 85/2000 ShieldRVt-PT-010B-LTLFireability-12 12013160 m, 69635 m/sec, 59540736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 170/239 87/2000 ShieldRVt-PT-010B-LTLFireability-12 12359754 m, 69318 m/sec, 61483743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 175/239 90/2000 ShieldRVt-PT-010B-LTLFireability-12 12701432 m, 68335 m/sec, 63400091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 180/239 92/2000 ShieldRVt-PT-010B-LTLFireability-12 13027183 m, 65150 m/sec, 65272326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 185/239 94/2000 ShieldRVt-PT-010B-LTLFireability-12 13344276 m, 63418 m/sec, 67089785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 190/239 97/2000 ShieldRVt-PT-010B-LTLFireability-12 13671571 m, 65459 m/sec, 68931549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 195/239 99/2000 ShieldRVt-PT-010B-LTLFireability-12 13988485 m, 63382 m/sec, 70661278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 200/239 101/2000 ShieldRVt-PT-010B-LTLFireability-12 14324612 m, 67225 m/sec, 72359621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 205/239 104/2000 ShieldRVt-PT-010B-LTLFireability-12 14671494 m, 69376 m/sec, 74116526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 210/239 106/2000 ShieldRVt-PT-010B-LTLFireability-12 15068282 m, 79357 m/sec, 76043385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 215/239 109/2000 ShieldRVt-PT-010B-LTLFireability-12 15430181 m, 72379 m/sec, 77944100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 220/239 111/2000 ShieldRVt-PT-010B-LTLFireability-12 15783551 m, 70674 m/sec, 79840900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 225/239 114/2000 ShieldRVt-PT-010B-LTLFireability-12 16112523 m, 65794 m/sec, 81741151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 230/239 116/2000 ShieldRVt-PT-010B-LTLFireability-12 16429353 m, 63366 m/sec, 83688470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 235/239 118/2000 ShieldRVt-PT-010B-LTLFireability-12 16761952 m, 66519 m/sec, 85583716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 53 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ShieldRVt-PT-010B-LTLFireability-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 ShieldRVt-PT-010B-LTLFireability-12
[[35mlola[0m][I] time limit : 3358 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/239 4/5 ShieldRVt-PT-010B-LTLFireability-12 446141 m, -3263162 m/sec, 1733702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 53 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldRVt-PT-010B-LTLFireability-09
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 174
[[35mlola[0m][I] fired transitions : 174
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 ShieldRVt-PT-010B-LTLFireability-08
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 5/279 4/2000 ShieldRVt-PT-010B-LTLFireability-08 429703 m, 85940 m/sec, 2793246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 10/279 6/2000 ShieldRVt-PT-010B-LTLFireability-08 830644 m, 80188 m/sec, 5659979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 15/279 9/2000 ShieldRVt-PT-010B-LTLFireability-08 1200740 m, 74019 m/sec, 8453822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 20/279 11/2000 ShieldRVt-PT-010B-LTLFireability-08 1569763 m, 73804 m/sec, 11255988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 25/279 13/2000 ShieldRVt-PT-010B-LTLFireability-08 1927485 m, 71544 m/sec, 14071024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-010B-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-010B-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-04: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVt-PT-010B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 30/279 16/2000 ShieldRVt-PT-010B-LTLFireability-08 2268758 m, 68254 m/sec, 16875098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2274410
[[35mlola[0m][I] fired transitions : 16934020
[[35mlola[0m][I] time used : 30
[[35mlola[0m][I] memory pages used : 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 29 ShieldRVt-PT-010B-LTLFireability-07
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 174
[[35mlola[0m][I] fired transitions : 174
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 ShieldRVt-PT-010B-LTLFireability-00
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 ShieldRVt-PT-010B-LTLFireability-00
[[35mlola[0m][I] time limit : 474 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 174
[[35mlola[0m][I] fired transitions : 174
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 20 ShieldRVt-PT-010B-LTLFireability-04
[[35mlola[0m][I] time limit : 553 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ShieldRVt-PT-010B-LTLFireability-10
[[35mlola[0m][I] time limit : 663 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 ShieldRVt-PT-010B-LTLFireability-06
[[35mlola[0m][I] time limit : 829 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 ShieldRVt-PT-010B-LTLFireability-05
[[35mlola[0m][I] time limit : 1106 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 ShieldRVt-PT-010B-LTLFireability-03
[[35mlola[0m][I] time limit : 1659 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 ShieldRVt-PT-010B-LTLFireability-13
[[35mlola[0m][I] time limit : 3318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ShieldRVt-PT-010B-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-010B"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-010B, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764600972"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-010B.tgz
mv ShieldRVt-PT-010B execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;