MCC'2024- Execution of r357-tall-171683764600955

About the Execution of LoLA for ShieldRVt-PT-005B

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3956.607	198614.00	200123.00	513.00	TFFFFTTTFFFTFFFT	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764600955.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-005B, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764600955
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 460K
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.7K Apr 11 21:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 63K Apr 11 21:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Apr 11 21:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Apr 11 21:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 60K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-00
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-01
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-02
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-03
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-04
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-05
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-06
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-07
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-08
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-09
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-10
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-11
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-12
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-13
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-14
FORMULA_NAME ShieldRVt-PT-005B-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717199124166

FORMULA ShieldRVt-PT-005B-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005B-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 198 secs. Pages in use: 150

BK_STOP 1717199322780

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 ShieldRVt-PT-005B-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 ShieldRVt-PT-005B-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for ShieldRVt-PT-005B-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 ShieldRVt-PT-005B-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for ShieldRVt-PT-005B-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for ShieldRVt-PT-005B-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 ShieldRVt-PT-005B-LTLCardinality-03
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 320
[[35mlola[0m][I] fired transitions : 425
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ShieldRVt-PT-005B-LTLCardinality-10
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 195
[[35mlola[0m][I] fired transitions : 234
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldRVt-PT-005B-LTLCardinality-09
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 ShieldRVt-PT-005B-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 107
[[35mlola[0m][I] fired transitions : 107
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for ShieldRVt-PT-005B-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 46 ShieldRVt-PT-005B-LTLCardinality-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 96
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ShieldRVt-PT-005B-LTLCardinality-15
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldRVt-PT-005B-LTLCardinality-07
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ShieldRVt-PT-005B-LTLCardinality-05
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldRVt-PT-005B-LTLCardinality-04
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 3 ShieldRVt-PT-005B-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 94
[[35mlola[0m][I] fired transitions : 94
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 ShieldRVt-PT-005B-LTLCardinality-02
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ShieldRVt-PT-005B-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/718 6/2000 ShieldRVt-PT-005B-LTLCardinality-02 749169 m, 149833 m/sec, 3329794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 10/718 11/2000 ShieldRVt-PT-005B-LTLCardinality-02 1484795 m, 147125 m/sec, 6866927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 15/718 16/2000 ShieldRVt-PT-005B-LTLCardinality-02 2178508 m, 138742 m/sec, 10295779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 20/718 21/2000 ShieldRVt-PT-005B-LTLCardinality-02 2862495 m, 136797 m/sec, 13688924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 25/718 25/2000 ShieldRVt-PT-005B-LTLCardinality-02 3495268 m, 126554 m/sec, 17028263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 30/718 30/2000 ShieldRVt-PT-005B-LTLCardinality-02 4141940 m, 129334 m/sec, 20479915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 35/718 35/2000 ShieldRVt-PT-005B-LTLCardinality-02 4778481 m, 127308 m/sec, 23768319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 40/718 39/2000 ShieldRVt-PT-005B-LTLCardinality-02 5387260 m, 121755 m/sec, 27012942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 45/718 43/2000 ShieldRVt-PT-005B-LTLCardinality-02 6000626 m, 122673 m/sec, 30244923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 50/718 48/2000 ShieldRVt-PT-005B-LTLCardinality-02 6606384 m, 121151 m/sec, 33488506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 55/718 52/2000 ShieldRVt-PT-005B-LTLCardinality-02 7186846 m, 116092 m/sec, 36661168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 60/718 56/2000 ShieldRVt-PT-005B-LTLCardinality-02 7780520 m, 118734 m/sec, 39707140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 65/718 60/2000 ShieldRVt-PT-005B-LTLCardinality-02 8381155 m, 120127 m/sec, 42979776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 70/718 64/2000 ShieldRVt-PT-005B-LTLCardinality-02 8945243 m, 112817 m/sec, 46178449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 75/718 67/2000 ShieldRVt-PT-005B-LTLCardinality-02 9483108 m, 107573 m/sec, 49286186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 80/718 71/2000 ShieldRVt-PT-005B-LTLCardinality-02 10057809 m, 114940 m/sec, 52396466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 85/718 75/2000 ShieldRVt-PT-005B-LTLCardinality-02 10656972 m, 119832 m/sec, 55625082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 90/718 79/2000 ShieldRVt-PT-005B-LTLCardinality-02 11212202 m, 111046 m/sec, 58722411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 95/718 83/2000 ShieldRVt-PT-005B-LTLCardinality-02 11753678 m, 108295 m/sec, 61782477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 100/718 86/2000 ShieldRVt-PT-005B-LTLCardinality-02 12275769 m, 104418 m/sec, 64785859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 105/718 90/2000 ShieldRVt-PT-005B-LTLCardinality-02 12834055 m, 111657 m/sec, 67871092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 110/718 94/2000 ShieldRVt-PT-005B-LTLCardinality-02 13369522 m, 107093 m/sec, 70946152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 115/718 98/2000 ShieldRVt-PT-005B-LTLCardinality-02 13928484 m, 111792 m/sec, 74104803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 120/718 101/2000 ShieldRVt-PT-005B-LTLCardinality-02 14477013 m, 109705 m/sec, 77288116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 125/718 105/2000 ShieldRVt-PT-005B-LTLCardinality-02 15054823 m, 115562 m/sec, 80285326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 130/718 109/2000 ShieldRVt-PT-005B-LTLCardinality-02 15584467 m, 105928 m/sec, 83265744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 135/718 113/2000 ShieldRVt-PT-005B-LTLCardinality-02 16128550 m, 108816 m/sec, 86339528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 140/718 116/2000 ShieldRVt-PT-005B-LTLCardinality-02 16675073 m, 109304 m/sec, 89400551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 145/718 120/2000 ShieldRVt-PT-005B-LTLCardinality-02 17200408 m, 105067 m/sec, 92466805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 150/718 123/2000 ShieldRVt-PT-005B-LTLCardinality-02 17722348 m, 104388 m/sec, 95424917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 155/718 127/2000 ShieldRVt-PT-005B-LTLCardinality-02 18252252 m, 105980 m/sec, 98494025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 160/718 131/2000 ShieldRVt-PT-005B-LTLCardinality-02 18779678 m, 105485 m/sec, 101521227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 165/718 134/2000 ShieldRVt-PT-005B-LTLCardinality-02 19289231 m, 101910 m/sec, 104508898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 170/718 138/2000 ShieldRVt-PT-005B-LTLCardinality-02 19806709 m, 103495 m/sec, 107568953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 175/718 141/2000 ShieldRVt-PT-005B-LTLCardinality-02 20317422 m, 102142 m/sec, 110589507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 180/718 145/2000 ShieldRVt-PT-005B-LTLCardinality-02 20837594 m, 104034 m/sec, 113619224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 185/718 148/2000 ShieldRVt-PT-005B-LTLCardinality-02 21345451 m, 101571 m/sec, 116585977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21628133
[[35mlola[0m][I] fired transitions : 118223078
[[35mlola[0m][I] time used : 188
[[35mlola[0m][I] memory pages used : 150
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 ShieldRVt-PT-005B-LTLCardinality-01
[[35mlola[0m][I] time limit : 851 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 94
[[35mlola[0m][I] fired transitions : 94
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-005B-LTLCardinality-08
[[35mlola[0m][I] time limit : 1702 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005B-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005B-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 2/1702 8/2000 ShieldRVt-PT-005B-LTLCardinality-08 1180744 m, 236148 m/sec, 2202434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1230401
[[35mlola[0m][I] fired transitions : 2327629
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ShieldRVt-PT-005B-LTLCardinality-06
[[35mlola[0m][I] time limit : 3402 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ShieldRVt-PT-005B-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-005B"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-005B, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764600955"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-005B.tgz
mv ShieldRVt-PT-005B execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;