About the Execution of LoLA for ShieldRVt-PT-005A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2093.880 | 253707.00 | 256336.00 | 678.20 | TTFFFFFTTFTFFFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764500946.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-005A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764500946
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:55 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:55 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:55 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 21:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 160K Apr 11 21:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 11 21:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 14K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-00
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-01
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-02
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-03
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-04
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-05
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-06
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-07
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-08
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-09
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-10
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2024-11
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2023-12
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2023-13
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2023-14
FORMULA_NAME ShieldRVt-PT-005A-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717198860126
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 253 secs. Pages in use: 9
BK_STOP 1717199113833
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldRVt-PT-005A-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN) for 0 ShieldRVt-PT-005A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 0 ShieldRVt-PT-005A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 24 ShieldRVt-PT-005A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 3 ShieldRVt-PT-005A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 46 ShieldRVt-PT-005A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 24 ShieldRVt-PT-005A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 3 ShieldRVt-PT-005A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2023-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for ShieldRVt-PT-005A-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 5/211 5/2000 ShieldRVt-PT-005A-CTLFireability-2024-10 1156018 m, 231203 m/sec, 6856316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 10/211 6/2000 ShieldRVt-PT-005A-CTLFireability-2024-10 1423082 m, 53412 m/sec, 13354993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1507333
[[35mlola[0m][I] fired transitions : 16613504
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ShieldRVt-PT-005A-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 3/224 3/2000 ShieldRVt-PT-005A-CTLFireability-2023-15 566307 m, 113261 m/sec, 2997858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 8/224 6/2000 ShieldRVt-PT-005A-CTLFireability-2023-15 1455127 m, 177764 m/sec, 8631409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 13/224 9/2000 ShieldRVt-PT-005A-CTLFireability-2023-15 2034395 m, 115853 m/sec, 14144922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 18/224 9/2000 ShieldRVt-PT-005A-CTLFireability-2023-15 2097133 m, 12547 m/sec, 19812949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 23/224 9/2000 ShieldRVt-PT-005A-CTLFireability-2023-15 2097150 m, 3 m/sec, 25403982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 28/224 9/2000 ShieldRVt-PT-005A-CTLFireability-2023-15 2097153 m, 0 m/sec, 31154074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2097153
[[35mlola[0m][I] fired transitions : 32243714
[[35mlola[0m][I] time used : 29
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldRVt-PT-005A-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 ShieldRVt-PT-005A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 4/254 4/2000 ShieldRVt-PT-005A-CTLFireability-2023-12 796534 m, 159306 m/sec, 4591670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 9/254 6/2000 ShieldRVt-PT-005A-CTLFireability-2023-12 1288236 m, 98340 m/sec, 9409713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 14/254 6/2000 ShieldRVt-PT-005A-CTLFireability-2023-12 1415257 m, 25404 m/sec, 13681635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1507328
[[35mlola[0m][I] fired transitions : 17256958
[[35mlola[0m][I] time used : 18
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 ShieldRVt-PT-005A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVt-PT-005A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 1/295 1/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 177599 m, 35519 m/sec, 949311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 6/295 4/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 836237 m, 131727 m/sec, 4702247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 11/295 6/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 1416644 m, 116081 m/sec, 8248337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 16/295 8/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 1902105 m, 97092 m/sec, 12132182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 21/295 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 2096982 m, 38975 m/sec, 16873887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 26/295 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 2097088 m, 21 m/sec, 21985525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 31/295 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-11 2097130 m, 8 m/sec, 27190595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2097153
[[35mlola[0m][I] fired transitions : 31464082
[[35mlola[0m][I] time used : 35
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ShieldRVt-PT-005A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 59
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldRVt-PT-005A-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 350 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 1/350 2/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 336225 m, 67245 m/sec, 1317396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 6/350 5/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 1224042 m, 177563 m/sec, 5266211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 11/350 8/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 1870794 m, 129350 m/sec, 9072880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 16/350 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 2096938 m, 45228 m/sec, 13256274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 21/350 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 2097068 m, 26 m/sec, 17322786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 26/350 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 2097111 m, 8 m/sec, 21240467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 31/350 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-06 2097141 m, 6 m/sec, 25308986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2097153
[[35mlola[0m][I] fired transitions : 28311554
[[35mlola[0m][I] time used : 34
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVt-PT-005A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 385 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 2/385 2/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 308401 m, 61680 m/sec, 2224372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 7/385 4/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 931880 m, 124695 m/sec, 7168099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 12/385 6/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 1468655 m, 107355 m/sec, 11757611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 17/385 8/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 1925810 m, 91431 m/sec, 16858183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 22/385 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 2097055 m, 34249 m/sec, 22659480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 27/385 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 2097111 m, 11 m/sec, 27870813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 32/385 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-04 2097136 m, 5 m/sec, 32866370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2097153
[[35mlola[0m][I] fired transitions : 36700458
[[35mlola[0m][I] time used : 35
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-005A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 429 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 2/429 2/2000 ShieldRVt-PT-005A-CTLFireability-2024-03 295672 m, 59134 m/sec, 1839875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 7/429 5/2000 ShieldRVt-PT-005A-CTLFireability-2024-03 1193062 m, 179478 m/sec, 7832949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 12/429 8/2000 ShieldRVt-PT-005A-CTLFireability-2024-03 1916290 m, 144645 m/sec, 13741329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 17/429 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-03 2097021 m, 36146 m/sec, 19408523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 22/429 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-03 2097100 m, 15 m/sec, 24804268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 27/429 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-03 2097142 m, 8 m/sec, 30174120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2097153
[[35mlola[0m][I] fired transitions : 33030982
[[35mlola[0m][I] time used : 29
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldRVt-PT-005A-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 486 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 3 ShieldRVt-PT-005A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 568 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 AGEF EXCL 3/568 3/2000 ShieldRVt-PT-005A-CTLFireability-2024-01 743818 m, 148763 m/sec, 3324014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 AGEF EXCL 8/568 4/2000 ShieldRVt-PT-005A-CTLFireability-2024-01 1039707 m, 59177 m/sec, 8883943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1048577
[[35mlola[0m][I] fired transitions : 12913273
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 24 ShieldRVt-PT-005A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 679 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-08: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 2/679 3/2000 ShieldRVt-PT-005A-CTLFireability-2024-08 706899 m, 141379 m/sec, 2159817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1015361
[[35mlola[0m][I] fired transitions : 8124865
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 0 ShieldRVt-PT-005A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 847 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2023-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 AGEF EXCL 1/847 3/2000 ShieldRVt-PT-005A-CTLFireability-2024-00 576012 m, 115202 m/sec, 1744691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1048577
[[35mlola[0m][I] fired transitions : 6571593
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 46 ShieldRVt-PT-005A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 1129 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVt-PT-005A-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 1693 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 2/1693 2/2000 ShieldRVt-PT-005A-CTLFireability-2024-07 366684 m, 73336 m/sec, 2014541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 7/1693 6/2000 ShieldRVt-PT-005A-CTLFireability-2024-07 1344424 m, 195548 m/sec, 8077904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 12/1693 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-07 1999938 m, 131102 m/sec, 14018710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 17/1693 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-07 2097131 m, 19438 m/sec, 20003059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 22/1693 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-07 2097149 m, 3 m/sec, 25531301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 27/1693 9/2000 ShieldRVt-PT-005A-CTLFireability-2024-07 2097152 m, 0 m/sec, 31202671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2097152
[[35mlola[0m][I] fired transitions : 32538057
[[35mlola[0m][I] time used : 28
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVt-PT-005A-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 3359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 4/3359 4/2000 ShieldRVt-PT-005A-CTLFireability-2024-05 803374 m, 160674 m/sec, 4735030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-00: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-08: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-14: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 9/3359 5/2000 ShieldRVt-PT-005A-CTLFireability-2024-05 1048573 m, 49039 m/sec, 10695726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldRVt-PT-005A-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1048577
[[35mlola[0m][I] fired transitions : 15204355
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-005A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-005A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764500946"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-005A.tgz
mv ShieldRVt-PT-005A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;