About the Execution of LoLA for ShieldRVt-PT-005A
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1396.504 | 106678.00 | 107445.00 | 345.30 | TFFFTFFFFFTFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764500945.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVt-PT-005A, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764500945
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:55 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:55 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:55 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 21:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 160K Apr 11 21:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 11 21:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 14K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-00
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-01
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-02
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-03
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-04
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-05
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-06
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-07
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-08
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-09
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-10
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2024-11
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2023-12
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2023-13
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2023-14
FORMULA_NAME ShieldRVt-PT-005A-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717198743307
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-005A-CTLCardinality-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-06: EU false state space /EU[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG true state space /EFEG[0m
[[35mlola[0m] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 106 secs. Pages in use: 9
BK_STOP 1717198849985
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 ShieldRVt-PT-005A-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for ShieldRVt-PT-005A-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 ShieldRVt-PT-005A-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for ShieldRVt-PT-005A-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 ShieldRVt-PT-005A-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 ShieldRVt-PT-005A-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for ShieldRVt-PT-005A-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-005A-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for ShieldRVt-PT-005A-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVt-PT-005A-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 18 ShieldRVt-PT-005A-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 21 ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 21 ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 714
[[35mlola[0m][I] fired transitions : 2199
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ShieldRVt-PT-005A-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 324
[[35mlola[0m][I] fired transitions : 538
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldRVt-PT-005A-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 21 ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 46 ShieldRVt-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 40 ShieldRVt-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 46 ShieldRVt-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 40 ShieldRVt-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for ShieldRVt-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 4/399 5/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 1141740 m, 228348 m/sec, 6112795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 9/399 8/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 1909165 m, 153485 m/sec, 11534110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 14/399 9/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 2097025 m, 37572 m/sec, 17196459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 19/399 9/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 2097099 m, 14 m/sec, 22509137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 24/399 9/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 2097142 m, 8 m/sec, 28184810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2097153
[[35mlola[0m][I] fired transitions : 30671056
[[35mlola[0m][I] time used : 26
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-005A-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 3/446 4/2000 ShieldRVt-PT-005A-CTLCardinality-2024-03 807375 m, 161475 m/sec, 4332479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 8/446 6/2000 ShieldRVt-PT-005A-CTLCardinality-2024-03 1336715 m, 105868 m/sec, 10525792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1507328
[[35mlola[0m][I] fired transitions : 16613586
[[35mlola[0m][I] time used : 13
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVt-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 507 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 0/507 1/2000 ShieldRVt-PT-005A-CTLCardinality-2024-01 52900 m, 10580 m/sec, 247882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/507 5/2000 ShieldRVt-PT-005A-CTLCardinality-2024-01 1109431 m, 211306 m/sec, 6166873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/507 8/2000 ShieldRVt-PT-005A-CTLCardinality-2024-01 1865380 m, 151189 m/sec, 11528281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/507 9/2000 ShieldRVt-PT-005A-CTLCardinality-2024-01 2097009 m, 46325 m/sec, 17225879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/507 9/2000 ShieldRVt-PT-005A-CTLCardinality-2024-01 2097096 m, 17 m/sec, 22649021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/507 9/2000 ShieldRVt-PT-005A-CTLCardinality-2024-01 2097140 m, 8 m/sec, 28217614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2097152
[[35mlola[0m][I] fired transitions : 31196321
[[35mlola[0m][I] time used : 28
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 40 ShieldRVt-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 587 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 21 ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 705 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 0 1 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 2/705 4/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 903398 m, 180679 m/sec, 4024976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-06: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ 0 0 1 0 5 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 7/705 4/2000 ShieldRVt-PT-005A-CTLCardinality-2024-07 1048573 m, 29035 m/sec, 11794463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1048576
[[35mlola[0m][I] fired transitions : 12591948
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 46 ShieldRVt-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 879 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 44
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 18 ShieldRVt-PT-005A-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 1173 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 128
[[35mlola[0m][I] fired transitions : 640
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 1759 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-06: EU false state space /EU[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/1759 4/2000 ShieldRVt-PT-005A-CTLCardinality-2024-00 904936 m, 180987 m/sec, 6901398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-06: EU false state space /EU[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/1759 5/2000 ShieldRVt-PT-005A-CTLCardinality-2024-00 1048577 m, 28728 m/sec, 13108004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1048577
[[35mlola[0m][I] fired transitions : 16711683
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ShieldRVt-PT-005A-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 3507 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-06: EU false state space /EU[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 2/3507 2/2000 ShieldRVt-PT-005A-CTLCardinality-2023-15 474403 m, 94880 m/sec, 3840760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-06: EU false state space /EU[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 7/3507 5/2000 ShieldRVt-PT-005A-CTLCardinality-2023-15 1048525 m, 114824 m/sec, 10988340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-06: EU false state space /EU[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-12: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[31mShieldRVt-PT-005A-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVt-PT-005A-CTLCardinality-2023-14: EFEG true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVt-PT-005A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 12/3507 5/2000 ShieldRVt-PT-005A-CTLCardinality-2023-15 1048577 m, 10 m/sec, 16933331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ShieldRVt-PT-005A-CTLCardinality-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1048577
[[35mlola[0m][I] fired transitions : 18219031
[[35mlola[0m][I] time used : 13
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-005A"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-005A, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764500945"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-005A.tgz
mv ShieldRVt-PT-005A execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;