About the Execution of LoLA for ShieldRVs-PT-100A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2067073.00 | 0.00 | 0.00 | ???T??????F????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764400867.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-100A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764400867
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 21:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Apr 12 21:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 12 20:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 12 20:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 652K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-00
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-01
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-02
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-03
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-04
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-05
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-06
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-07
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-08
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-09
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-10
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-11
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-12
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-13
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-14
FORMULA_NAME ShieldRVs-PT-100A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717191505119
FORMULA ShieldRVs-PT-100A-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-100A-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717193572192
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 ShieldRVs-PT-100A-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for ShieldRVs-PT-100A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 9 ShieldRVs-PT-100A-LTLCardinality-03
[[35mlola[0m][I] time limit : 196 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 9 ShieldRVs-PT-100A-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for ShieldRVs-PT-100A-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 ShieldRVs-PT-100A-LTLCardinality-13
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 27 ShieldRVs-PT-100A-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for ShieldRVs-PT-100A-LTLCardinality-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 3/208 3/2000 ShieldRVs-PT-100A-LTLCardinality-13 159979 m, 31995 m/sec, 879558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 8/208 6/2000 ShieldRVs-PT-100A-LTLCardinality-13 413095 m, 50623 m/sec, 2454028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 13/208 9/2000 ShieldRVs-PT-100A-LTLCardinality-13 656312 m, 48643 m/sec, 4024916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 18/208 12/2000 ShieldRVs-PT-100A-LTLCardinality-13 889903 m, 46718 m/sec, 5600190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 23/208 15/2000 ShieldRVs-PT-100A-LTLCardinality-13 1113917 m, 44802 m/sec, 7192716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 28/208 18/2000 ShieldRVs-PT-100A-LTLCardinality-13 1334469 m, 44110 m/sec, 8744040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 33/208 21/2000 ShieldRVs-PT-100A-LTLCardinality-13 1556977 m, 44501 m/sec, 10246014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 38/208 24/2000 ShieldRVs-PT-100A-LTLCardinality-13 1759704 m, 40545 m/sec, 11779165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 43/208 27/2000 ShieldRVs-PT-100A-LTLCardinality-13 1977665 m, 43592 m/sec, 13310338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 48/208 29/2000 ShieldRVs-PT-100A-LTLCardinality-13 2184746 m, 41416 m/sec, 14864132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for ShieldRVs-PT-100A-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 53/208 32/2000 ShieldRVs-PT-100A-LTLCardinality-13 2390603 m, 41171 m/sec, 16439004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 58/208 35/2000 ShieldRVs-PT-100A-LTLCardinality-13 2588294 m, 39538 m/sec, 18025104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 63/208 37/2000 ShieldRVs-PT-100A-LTLCardinality-13 2795373 m, 41415 m/sec, 19547813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 68/208 40/2000 ShieldRVs-PT-100A-LTLCardinality-13 3016732 m, 44271 m/sec, 21022797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 73/208 43/2000 ShieldRVs-PT-100A-LTLCardinality-13 3218236 m, 40300 m/sec, 22502292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 78/208 46/2000 ShieldRVs-PT-100A-LTLCardinality-13 3449698 m, 46292 m/sec, 24059784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 83/208 49/2000 ShieldRVs-PT-100A-LTLCardinality-13 3668403 m, 43741 m/sec, 25633179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 88/208 51/2000 ShieldRVs-PT-100A-LTLCardinality-13 3885709 m, 43461 m/sec, 27186888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 93/208 54/2000 ShieldRVs-PT-100A-LTLCardinality-13 4092536 m, 41365 m/sec, 28757610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 98/208 57/2000 ShieldRVs-PT-100A-LTLCardinality-13 4310810 m, 43654 m/sec, 30327978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 103/208 60/2000 ShieldRVs-PT-100A-LTLCardinality-13 4520090 m, 41856 m/sec, 31909458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 108/208 62/2000 ShieldRVs-PT-100A-LTLCardinality-13 4728982 m, 41778 m/sec, 33492491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 113/208 65/2000 ShieldRVs-PT-100A-LTLCardinality-13 4919292 m, 38062 m/sec, 35079113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 118/208 67/2000 ShieldRVs-PT-100A-LTLCardinality-13 5121611 m, 40463 m/sec, 36643511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 123/208 70/2000 ShieldRVs-PT-100A-LTLCardinality-13 5327451 m, 41168 m/sec, 38168119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 128/208 73/2000 ShieldRVs-PT-100A-LTLCardinality-13 5532974 m, 41104 m/sec, 39685052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 133/208 75/2000 ShieldRVs-PT-100A-LTLCardinality-13 5737064 m, 40818 m/sec, 41243064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 138/208 78/2000 ShieldRVs-PT-100A-LTLCardinality-13 5937232 m, 40033 m/sec, 42803425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 143/208 81/2000 ShieldRVs-PT-100A-LTLCardinality-13 6134686 m, 39490 m/sec, 44379963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 148/208 83/2000 ShieldRVs-PT-100A-LTLCardinality-13 6321670 m, 37396 m/sec, 45963798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 153/208 86/2000 ShieldRVs-PT-100A-LTLCardinality-13 6513299 m, 38325 m/sec, 47495189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 158/208 88/2000 ShieldRVs-PT-100A-LTLCardinality-13 6731961 m, 43732 m/sec, 49066105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 163/208 91/2000 ShieldRVs-PT-100A-LTLCardinality-13 6942355 m, 42078 m/sec, 50645891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 168/208 94/2000 ShieldRVs-PT-100A-LTLCardinality-13 7143865 m, 40302 m/sec, 52231001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 173/208 96/2000 ShieldRVs-PT-100A-LTLCardinality-13 7341043 m, 39435 m/sec, 53809938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 178/208 99/2000 ShieldRVs-PT-100A-LTLCardinality-13 7540057 m, 39802 m/sec, 55369653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 183/208 101/2000 ShieldRVs-PT-100A-LTLCardinality-13 7734592 m, 38907 m/sec, 56956842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 188/208 104/2000 ShieldRVs-PT-100A-LTLCardinality-13 7929132 m, 38908 m/sec, 58530939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 193/208 107/2000 ShieldRVs-PT-100A-LTLCardinality-13 8133111 m, 40795 m/sec, 60117015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 198/208 109/2000 ShieldRVs-PT-100A-LTLCardinality-13 8328538 m, 39085 m/sec, 61703938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 203/208 112/2000 ShieldRVs-PT-100A-LTLCardinality-13 8519295 m, 38151 m/sec, 63296968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 208/208 114/2000 ShieldRVs-PT-100A-LTLCardinality-13 8716078 m, 39356 m/sec, 64889507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldRVs-PT-100A-LTLCardinality-15
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 ShieldRVs-PT-100A-LTLCardinality-13
[[35mlola[0m][I] time limit : 3123 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/3123 4/5 ShieldRVs-PT-100A-LTLCardinality-13 274092 m, -1688397 m/sec, 1584776 t fired, .
[[35mlola[0m][.] 54 LTL EXCL 5/208 4/2000 ShieldRVs-PT-100A-LTLCardinality-15 438248 m, 87649 m/sec, 1476023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/195 7/2000 ShieldRVs-PT-100A-LTLCardinality-15 808949 m, 74140 m/sec, 2846752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/208 10/2000 ShieldRVs-PT-100A-LTLCardinality-15 1164327 m, 71075 m/sec, 4207103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/208 13/2000 ShieldRVs-PT-100A-LTLCardinality-15 1511627 m, 69460 m/sec, 5541714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/208 16/2000 ShieldRVs-PT-100A-LTLCardinality-15 1846049 m, 66884 m/sec, 6888288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/208 19/2000 ShieldRVs-PT-100A-LTLCardinality-15 2174596 m, 65709 m/sec, 8233024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/208 22/2000 ShieldRVs-PT-100A-LTLCardinality-15 2518240 m, 68728 m/sec, 9534399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/208 25/2000 ShieldRVs-PT-100A-LTLCardinality-15 2845434 m, 65438 m/sec, 10842977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/208 27/2000 ShieldRVs-PT-100A-LTLCardinality-15 3146485 m, 60210 m/sec, 12146229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/208 30/2000 ShieldRVs-PT-100A-LTLCardinality-15 3474968 m, 65696 m/sec, 13450685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/208 32/2000 ShieldRVs-PT-100A-LTLCardinality-15 3781173 m, 61241 m/sec, 14762815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/208 35/2000 ShieldRVs-PT-100A-LTLCardinality-15 4080596 m, 59884 m/sec, 16102656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/208 38/2000 ShieldRVs-PT-100A-LTLCardinality-15 4409242 m, 65729 m/sec, 17418335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 70/208 40/2000 ShieldRVs-PT-100A-LTLCardinality-15 4735850 m, 65321 m/sec, 18710945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 75/208 43/2000 ShieldRVs-PT-100A-LTLCardinality-15 5057451 m, 64320 m/sec, 19997621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 80/208 45/2000 ShieldRVs-PT-100A-LTLCardinality-15 5368384 m, 62186 m/sec, 21296046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 85/208 48/2000 ShieldRVs-PT-100A-LTLCardinality-15 5681066 m, 62536 m/sec, 22593249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 90/208 50/2000 ShieldRVs-PT-100A-LTLCardinality-15 5972098 m, 58206 m/sec, 23851800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 95/208 52/2000 ShieldRVs-PT-100A-LTLCardinality-15 6251437 m, 55867 m/sec, 25131286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 100/208 55/2000 ShieldRVs-PT-100A-LTLCardinality-15 6564585 m, 62629 m/sec, 26417790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 105/208 57/2000 ShieldRVs-PT-100A-LTLCardinality-15 6865892 m, 60261 m/sec, 27701620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 110/208 60/2000 ShieldRVs-PT-100A-LTLCardinality-15 7159819 m, 58785 m/sec, 28988487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 115/208 62/2000 ShieldRVs-PT-100A-LTLCardinality-15 7446950 m, 57426 m/sec, 30283852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 120/208 64/2000 ShieldRVs-PT-100A-LTLCardinality-15 7734985 m, 57607 m/sec, 31574123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 125/208 67/2000 ShieldRVs-PT-100A-LTLCardinality-15 8018823 m, 56767 m/sec, 32884594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 130/208 69/2000 ShieldRVs-PT-100A-LTLCardinality-15 8288923 m, 54020 m/sec, 34191970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 135/208 71/2000 ShieldRVs-PT-100A-LTLCardinality-15 8598380 m, 61891 m/sec, 35457343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 140/208 74/2000 ShieldRVs-PT-100A-LTLCardinality-15 8911127 m, 62549 m/sec, 36702034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 145/208 76/2000 ShieldRVs-PT-100A-LTLCardinality-15 9227758 m, 63326 m/sec, 37956945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 150/208 79/2000 ShieldRVs-PT-100A-LTLCardinality-15 9527132 m, 59874 m/sec, 39210370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 155/208 81/2000 ShieldRVs-PT-100A-LTLCardinality-15 9829205 m, 60414 m/sec, 40458736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 160/208 83/2000 ShieldRVs-PT-100A-LTLCardinality-15 10132460 m, 60651 m/sec, 41758922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 165/208 86/2000 ShieldRVs-PT-100A-LTLCardinality-15 10423966 m, 58301 m/sec, 43086387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 170/208 88/2000 ShieldRVs-PT-100A-LTLCardinality-15 10743402 m, 63887 m/sec, 44414865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 175/208 91/2000 ShieldRVs-PT-100A-LTLCardinality-15 11057214 m, 62762 m/sec, 45747311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 180/208 93/2000 ShieldRVs-PT-100A-LTLCardinality-15 11361095 m, 60776 m/sec, 47078255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 185/208 96/2000 ShieldRVs-PT-100A-LTLCardinality-15 11655889 m, 58958 m/sec, 48407506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 190/208 98/2000 ShieldRVs-PT-100A-LTLCardinality-15 11954844 m, 59791 m/sec, 49745186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 195/208 100/2000 ShieldRVs-PT-100A-LTLCardinality-15 12243696 m, 57770 m/sec, 51086801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 200/208 103/2000 ShieldRVs-PT-100A-LTLCardinality-15 12518032 m, 54867 m/sec, 52430192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 205/208 105/2000 ShieldRVs-PT-100A-LTLCardinality-15 12834468 m, 63287 m/sec, 53765635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ShieldRVs-PT-100A-LTLCardinality-14
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldRVs-PT-100A-LTLCardinality-15
[[35mlola[0m][I] time limit : 2913 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1381
[[35mlola[0m][I] fired transitions : 1382
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/208 4/5 ShieldRVs-PT-100A-LTLCardinality-15 426908 m, -2481512 m/sec, 1436417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ShieldRVs-PT-100A-LTLCardinality-12
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1380
[[35mlola[0m][I] fired transitions : 1380
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldRVs-PT-100A-LTLCardinality-11
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 ShieldRVs-PT-100A-LTLCardinality-09
[[35mlola[0m][I] time limit : 263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/263 4/2000 ShieldRVs-PT-100A-LTLCardinality-09 275550 m, 55110 m/sec, 1593722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/263 8/2000 ShieldRVs-PT-100A-LTLCardinality-09 528669 m, 50623 m/sec, 3171071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/263 11/2000 ShieldRVs-PT-100A-LTLCardinality-09 765237 m, 47313 m/sec, 4758831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 20/263 14/2000 ShieldRVs-PT-100A-LTLCardinality-09 999022 m, 46757 m/sec, 6356053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 25/263 17/2000 ShieldRVs-PT-100A-LTLCardinality-09 1217826 m, 43760 m/sec, 7959059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 30/263 20/2000 ShieldRVs-PT-100A-LTLCardinality-09 1450526 m, 46540 m/sec, 9497082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 35/263 23/2000 ShieldRVs-PT-100A-LTLCardinality-09 1665008 m, 42896 m/sec, 11043823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 40/263 25/2000 ShieldRVs-PT-100A-LTLCardinality-09 1876632 m, 42324 m/sec, 12587645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 45/263 28/2000 ShieldRVs-PT-100A-LTLCardinality-09 2090270 m, 42727 m/sec, 14157684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 50/263 31/2000 ShieldRVs-PT-100A-LTLCardinality-09 2299912 m, 41928 m/sec, 15732580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 55/263 34/2000 ShieldRVs-PT-100A-LTLCardinality-09 2504318 m, 40881 m/sec, 17317374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 60/263 36/2000 ShieldRVs-PT-100A-LTLCardinality-09 2700639 m, 39264 m/sec, 18884708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 65/263 39/2000 ShieldRVs-PT-100A-LTLCardinality-09 2920797 m, 44031 m/sec, 20359074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 70/263 42/2000 ShieldRVs-PT-100A-LTLCardinality-09 3129115 m, 41663 m/sec, 21850377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 75/263 45/2000 ShieldRVs-PT-100A-LTLCardinality-09 3349360 m, 44049 m/sec, 23364273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 80/263 48/2000 ShieldRVs-PT-100A-LTLCardinality-09 3577360 m, 45600 m/sec, 24932684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 85/263 50/2000 ShieldRVs-PT-100A-LTLCardinality-09 3789357 m, 42399 m/sec, 26495493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 90/263 53/2000 ShieldRVs-PT-100A-LTLCardinality-09 4002921 m, 42712 m/sec, 28053829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 95/263 56/2000 ShieldRVs-PT-100A-LTLCardinality-09 4215831 m, 42582 m/sec, 29621305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 100/263 59/2000 ShieldRVs-PT-100A-LTLCardinality-09 4428331 m, 42500 m/sec, 31199543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 105/263 61/2000 ShieldRVs-PT-100A-LTLCardinality-09 4636750 m, 41683 m/sec, 32782560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 110/263 64/2000 ShieldRVs-PT-100A-LTLCardinality-09 4838794 m, 40408 m/sec, 34379601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 115/263 66/2000 ShieldRVs-PT-100A-LTLCardinality-09 5033195 m, 38880 m/sec, 35971940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 120/263 69/2000 ShieldRVs-PT-100A-LTLCardinality-09 5241152 m, 41591 m/sec, 37520805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 125/263 72/2000 ShieldRVs-PT-100A-LTLCardinality-09 5440044 m, 39778 m/sec, 39033023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 130/263 74/2000 ShieldRVs-PT-100A-LTLCardinality-09 5653508 m, 42692 m/sec, 40594465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 135/263 77/2000 ShieldRVs-PT-100A-LTLCardinality-09 5853358 m, 39970 m/sec, 42149095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 140/263 80/2000 ShieldRVs-PT-100A-LTLCardinality-09 6053237 m, 39975 m/sec, 43717623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 145/263 82/2000 ShieldRVs-PT-100A-LTLCardinality-09 6243937 m, 38140 m/sec, 45296253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 150/263 85/2000 ShieldRVs-PT-100A-LTLCardinality-09 6434185 m, 38049 m/sec, 46849707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 155/263 87/2000 ShieldRVs-PT-100A-LTLCardinality-09 6642929 m, 41748 m/sec, 48394045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 160/263 90/2000 ShieldRVs-PT-100A-LTLCardinality-09 6849793 m, 41372 m/sec, 49968710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 165/263 93/2000 ShieldRVs-PT-100A-LTLCardinality-09 7061073 m, 42256 m/sec, 51552332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 170/263 95/2000 ShieldRVs-PT-100A-LTLCardinality-09 7253577 m, 38500 m/sec, 53136316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 175/263 98/2000 ShieldRVs-PT-100A-LTLCardinality-09 7453796 m, 40043 m/sec, 54696810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 180/263 100/2000 ShieldRVs-PT-100A-LTLCardinality-09 7653347 m, 39910 m/sec, 56278002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 185/263 103/2000 ShieldRVs-PT-100A-LTLCardinality-09 7842186 m, 37767 m/sec, 57864789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 190/263 106/2000 ShieldRVs-PT-100A-LTLCardinality-09 8048751 m, 41313 m/sec, 59441809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 195/263 108/2000 ShieldRVs-PT-100A-LTLCardinality-09 8245084 m, 39266 m/sec, 61031316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 200/263 111/2000 ShieldRVs-PT-100A-LTLCardinality-09 8438444 m, 38672 m/sec, 62618102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 205/263 113/2000 ShieldRVs-PT-100A-LTLCardinality-09 8634025 m, 39116 m/sec, 64203901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 210/263 116/2000 ShieldRVs-PT-100A-LTLCardinality-09 8822897 m, 37774 m/sec, 65793312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 215/263 118/2000 ShieldRVs-PT-100A-LTLCardinality-09 9007667 m, 36954 m/sec, 67387857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 220/263 120/2000 ShieldRVs-PT-100A-LTLCardinality-09 9184232 m, 35313 m/sec, 68979062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 225/263 123/2000 ShieldRVs-PT-100A-LTLCardinality-09 9370201 m, 37193 m/sec, 70562009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 230/263 125/2000 ShieldRVs-PT-100A-LTLCardinality-09 9553747 m, 36709 m/sec, 72126438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 235/263 128/2000 ShieldRVs-PT-100A-LTLCardinality-09 9752070 m, 39664 m/sec, 73669135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 240/263 130/2000 ShieldRVs-PT-100A-LTLCardinality-09 9934694 m, 36524 m/sec, 75210446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 245/263 133/2000 ShieldRVs-PT-100A-LTLCardinality-09 10145613 m, 42183 m/sec, 76718568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 250/263 135/2000 ShieldRVs-PT-100A-LTLCardinality-09 10333375 m, 37552 m/sec, 78188052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 255/263 137/2000 ShieldRVs-PT-100A-LTLCardinality-09 10505147 m, 34354 m/sec, 79619465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 260/263 140/2000 ShieldRVs-PT-100A-LTLCardinality-09 10719793 m, 42929 m/sec, 81062250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-100A-LTLCardinality-07
[[35mlola[0m][I] time limit : 263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 ShieldRVs-PT-100A-LTLCardinality-09
[[35mlola[0m][I] time limit : 2638 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/263 4/5 ShieldRVs-PT-100A-LTLCardinality-09 276237 m, -2088711 m/sec, 1598111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldRVs-PT-100A-LTLCardinality-06
[[35mlola[0m][I] time limit : 292 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1380
[[35mlola[0m][I] fired transitions : 1380
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-100A-LTLCardinality-05
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-100A-LTLCardinality-01
[[35mlola[0m][I] time limit : 375 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/375 3/2000 ShieldRVs-PT-100A-LTLCardinality-01 292818 m, 58563 m/sec, 1601996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/375 6/2000 ShieldRVs-PT-100A-LTLCardinality-01 553902 m, 52216 m/sec, 3206846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/375 8/2000 ShieldRVs-PT-100A-LTLCardinality-01 807060 m, 50631 m/sec, 4793122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/375 11/2000 ShieldRVs-PT-100A-LTLCardinality-01 1063675 m, 51323 m/sec, 6389086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/375 13/2000 ShieldRVs-PT-100A-LTLCardinality-01 1303608 m, 47986 m/sec, 7989881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/375 16/2000 ShieldRVs-PT-100A-LTLCardinality-01 1540248 m, 47328 m/sec, 9590247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/375 18/2000 ShieldRVs-PT-100A-LTLCardinality-01 1778222 m, 47594 m/sec, 11188983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/375 20/2000 ShieldRVs-PT-100A-LTLCardinality-01 2009764 m, 46308 m/sec, 12793958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/375 22/2000 ShieldRVs-PT-100A-LTLCardinality-01 2230606 m, 44168 m/sec, 14408692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/375 24/2000 ShieldRVs-PT-100A-LTLCardinality-01 2448032 m, 43485 m/sec, 16006460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/375 27/2000 ShieldRVs-PT-100A-LTLCardinality-01 2679366 m, 46266 m/sec, 17552277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/375 29/2000 ShieldRVs-PT-100A-LTLCardinality-01 2919668 m, 48060 m/sec, 19116174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/375 31/2000 ShieldRVs-PT-100A-LTLCardinality-01 3137304 m, 43527 m/sec, 20676589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/375 33/2000 ShieldRVs-PT-100A-LTLCardinality-01 3351048 m, 42748 m/sec, 22251803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/375 35/2000 ShieldRVs-PT-100A-LTLCardinality-01 3554124 m, 40615 m/sec, 23812120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/375 37/2000 ShieldRVs-PT-100A-LTLCardinality-01 3782656 m, 45706 m/sec, 25380615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/375 39/2000 ShieldRVs-PT-100A-LTLCardinality-01 4002374 m, 43943 m/sec, 26969693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/375 41/2000 ShieldRVs-PT-100A-LTLCardinality-01 4212690 m, 42063 m/sec, 28545438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/375 43/2000 ShieldRVs-PT-100A-LTLCardinality-01 4418454 m, 41152 m/sec, 30133204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/375 45/2000 ShieldRVs-PT-100A-LTLCardinality-01 4632549 m, 42819 m/sec, 31723369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/375 47/2000 ShieldRVs-PT-100A-LTLCardinality-01 4840002 m, 41490 m/sec, 33314334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/375 49/2000 ShieldRVs-PT-100A-LTLCardinality-01 5040882 m, 40176 m/sec, 34914507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/375 51/2000 ShieldRVs-PT-100A-LTLCardinality-01 5234760 m, 38775 m/sec, 36510063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/375 53/2000 ShieldRVs-PT-100A-LTLCardinality-01 5441452 m, 41338 m/sec, 38073620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/375 55/2000 ShieldRVs-PT-100A-LTLCardinality-01 5658960 m, 43501 m/sec, 39578849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/375 57/2000 ShieldRVs-PT-100A-LTLCardinality-01 5899836 m, 48175 m/sec, 41115912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/375 59/2000 ShieldRVs-PT-100A-LTLCardinality-01 6117818 m, 43596 m/sec, 42656426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/375 61/2000 ShieldRVs-PT-100A-LTLCardinality-01 6320816 m, 40599 m/sec, 44199597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/375 64/2000 ShieldRVs-PT-100A-LTLCardinality-01 6553684 m, 46573 m/sec, 45746584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/375 66/2000 ShieldRVs-PT-100A-LTLCardinality-01 6787927 m, 46848 m/sec, 47322900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/375 68/2000 ShieldRVs-PT-100A-LTLCardinality-01 7016890 m, 45792 m/sec, 48899525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/375 70/2000 ShieldRVs-PT-100A-LTLCardinality-01 7238048 m, 44231 m/sec, 50489606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/375 72/2000 ShieldRVs-PT-100A-LTLCardinality-01 7447338 m, 41858 m/sec, 52076164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/375 74/2000 ShieldRVs-PT-100A-LTLCardinality-01 7668392 m, 44210 m/sec, 53638099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/375 76/2000 ShieldRVs-PT-100A-LTLCardinality-01 7887400 m, 43801 m/sec, 55220750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/375 78/2000 ShieldRVs-PT-100A-LTLCardinality-01 8091729 m, 40865 m/sec, 56812365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/375 80/2000 ShieldRVs-PT-100A-LTLCardinality-01 8310310 m, 43716 m/sec, 58385983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/375 82/2000 ShieldRVs-PT-100A-LTLCardinality-01 8533410 m, 44620 m/sec, 59975790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/375 84/2000 ShieldRVs-PT-100A-LTLCardinality-01 8743410 m, 42000 m/sec, 61562861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/375 86/2000 ShieldRVs-PT-100A-LTLCardinality-01 8951384 m, 41594 m/sec, 63158265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/375 88/2000 ShieldRVs-PT-100A-LTLCardinality-01 9168125 m, 43348 m/sec, 64750909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/375 90/2000 ShieldRVs-PT-100A-LTLCardinality-01 9370966 m, 40568 m/sec, 66350410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/375 92/2000 ShieldRVs-PT-100A-LTLCardinality-01 9578519 m, 41510 m/sec, 67955450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/375 94/2000 ShieldRVs-PT-100A-LTLCardinality-01 9771110 m, 38518 m/sec, 69559784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/375 96/2000 ShieldRVs-PT-100A-LTLCardinality-01 9968740 m, 39526 m/sec, 71157121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/375 98/2000 ShieldRVs-PT-100A-LTLCardinality-01 10174536 m, 41159 m/sec, 72741151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/375 100/2000 ShieldRVs-PT-100A-LTLCardinality-01 10373946 m, 39882 m/sec, 74300985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/375 102/2000 ShieldRVs-PT-100A-LTLCardinality-01 10592048 m, 43620 m/sec, 75846761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/375 104/2000 ShieldRVs-PT-100A-LTLCardinality-01 10787584 m, 39107 m/sec, 77392365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/375 106/2000 ShieldRVs-PT-100A-LTLCardinality-01 11007521 m, 43987 m/sec, 78945083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/375 108/2000 ShieldRVs-PT-100A-LTLCardinality-01 11221000 m, 42695 m/sec, 80524416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/375 110/2000 ShieldRVs-PT-100A-LTLCardinality-01 11423366 m, 40473 m/sec, 82109391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/375 112/2000 ShieldRVs-PT-100A-LTLCardinality-01 11630300 m, 41386 m/sec, 83678444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/375 114/2000 ShieldRVs-PT-100A-LTLCardinality-01 11828960 m, 39732 m/sec, 85262092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/375 116/2000 ShieldRVs-PT-100A-LTLCardinality-01 12032788 m, 40765 m/sec, 86851416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/375 118/2000 ShieldRVs-PT-100A-LTLCardinality-01 12232206 m, 39883 m/sec, 88445761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/375 120/2000 ShieldRVs-PT-100A-LTLCardinality-01 12425344 m, 38627 m/sec, 90046338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/375 121/2000 ShieldRVs-PT-100A-LTLCardinality-01 12608680 m, 36667 m/sec, 91644175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/375 123/2000 ShieldRVs-PT-100A-LTLCardinality-01 12805166 m, 39297 m/sec, 93214243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/375 125/2000 ShieldRVs-PT-100A-LTLCardinality-01 12999408 m, 38848 m/sec, 94763231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/375 127/2000 ShieldRVs-PT-100A-LTLCardinality-01 13221020 m, 44322 m/sec, 96343196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/375 129/2000 ShieldRVs-PT-100A-LTLCardinality-01 13436336 m, 43063 m/sec, 97933064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/375 131/2000 ShieldRVs-PT-100A-LTLCardinality-01 13647944 m, 42321 m/sec, 99525012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/375 133/2000 ShieldRVs-PT-100A-LTLCardinality-01 13861588 m, 42728 m/sec, 101115483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/375 135/2000 ShieldRVs-PT-100A-LTLCardinality-01 14068340 m, 41350 m/sec, 102716348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/375 137/2000 ShieldRVs-PT-100A-LTLCardinality-01 14268770 m, 40086 m/sec, 104320542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/375 139/2000 ShieldRVs-PT-100A-LTLCardinality-01 14463232 m, 38892 m/sec, 105921266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/375 141/2000 ShieldRVs-PT-100A-LTLCardinality-01 14667404 m, 40834 m/sec, 107507466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/375 143/2000 ShieldRVs-PT-100A-LTLCardinality-01 14862246 m, 38968 m/sec, 109074633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/375 145/2000 ShieldRVs-PT-100A-LTLCardinality-01 15070183 m, 41587 m/sec, 110658793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/375 147/2000 ShieldRVs-PT-100A-LTLCardinality-01 15269618 m, 39887 m/sec, 112251781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/375 149/2000 ShieldRVs-PT-100A-LTLCardinality-01 15462050 m, 38486 m/sec, 113851134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/375 150/2000 ShieldRVs-PT-100A-LTLCardinality-01 15648410 m, 37272 m/sec, 115443791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/375 152/2000 ShieldRVs-PT-100A-LTLCardinality-01 15852448 m, 40807 m/sec, 117019997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/375 154/2000 ShieldRVs-PT-100A-LTLCardinality-01 16058712 m, 41252 m/sec, 118610848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-100A-LTLCardinality-00
[[35mlola[0m][I] time limit : 374 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-100A-LTLCardinality-01
[[35mlola[0m][I] time limit : 2248 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/374 5/2000 ShieldRVs-PT-100A-LTLCardinality-00 328085 m, 65617 m/sec, 1516850 t fired, .
[[35mlola[0m][.] 4 LTL EXCL 5/2248 3/5 ShieldRVs-PT-100A-LTLCardinality-01 287292 m, -3154284 m/sec, 1567728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/374 8/2000 ShieldRVs-PT-100A-LTLCardinality-00 612882 m, 56959 m/sec, 2968424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/374 12/2000 ShieldRVs-PT-100A-LTLCardinality-00 894589 m, 56341 m/sec, 4423842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/374 15/2000 ShieldRVs-PT-100A-LTLCardinality-00 1161231 m, 53328 m/sec, 5867223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/374 18/2000 ShieldRVs-PT-100A-LTLCardinality-00 1407695 m, 49292 m/sec, 7314618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/374 22/2000 ShieldRVs-PT-100A-LTLCardinality-00 1683853 m, 55231 m/sec, 8720708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/374 25/2000 ShieldRVs-PT-100A-LTLCardinality-00 1936843 m, 50598 m/sec, 10122592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/374 28/2000 ShieldRVs-PT-100A-LTLCardinality-00 2180655 m, 48762 m/sec, 11521706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/374 31/2000 ShieldRVs-PT-100A-LTLCardinality-00 2422019 m, 48272 m/sec, 12919471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/374 34/2000 ShieldRVs-PT-100A-LTLCardinality-00 2655207 m, 46637 m/sec, 14323247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/374 37/2000 ShieldRVs-PT-100A-LTLCardinality-00 2895135 m, 47985 m/sec, 15720581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/374 40/2000 ShieldRVs-PT-100A-LTLCardinality-00 3149681 m, 50909 m/sec, 17095001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/374 43/2000 ShieldRVs-PT-100A-LTLCardinality-00 3399829 m, 50029 m/sec, 18475835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/374 46/2000 ShieldRVs-PT-100A-LTLCardinality-00 3641305 m, 48295 m/sec, 19848057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/374 49/2000 ShieldRVs-PT-100A-LTLCardinality-00 3873535 m, 46446 m/sec, 21217896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/374 52/2000 ShieldRVs-PT-100A-LTLCardinality-00 4100632 m, 45419 m/sec, 22604459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/374 55/2000 ShieldRVs-PT-100A-LTLCardinality-00 4335745 m, 47022 m/sec, 23986791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/374 58/2000 ShieldRVs-PT-100A-LTLCardinality-00 4569293 m, 46709 m/sec, 25365220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/374 61/2000 ShieldRVs-PT-100A-LTLCardinality-00 4796181 m, 45377 m/sec, 26746876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/374 64/2000 ShieldRVs-PT-100A-LTLCardinality-00 5018625 m, 44488 m/sec, 28121762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/374 66/2000 ShieldRVs-PT-100A-LTLCardinality-00 5232828 m, 42840 m/sec, 29495450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/374 69/2000 ShieldRVs-PT-100A-LTLCardinality-00 5445659 m, 42566 m/sec, 30874343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/374 72/2000 ShieldRVs-PT-100A-LTLCardinality-00 5664913 m, 43850 m/sec, 32249020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/374 75/2000 ShieldRVs-PT-100A-LTLCardinality-00 5919881 m, 50993 m/sec, 33599713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/374 78/2000 ShieldRVs-PT-100A-LTLCardinality-00 6165429 m, 49109 m/sec, 34956384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/374 81/2000 ShieldRVs-PT-100A-LTLCardinality-00 6403661 m, 47646 m/sec, 36317299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/374 84/2000 ShieldRVs-PT-100A-LTLCardinality-00 6633177 m, 45903 m/sec, 37671195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/374 86/2000 ShieldRVs-PT-100A-LTLCardinality-00 6859705 m, 45305 m/sec, 39029921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/374 89/2000 ShieldRVs-PT-100A-LTLCardinality-00 7086111 m, 45281 m/sec, 40393349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/374 92/2000 ShieldRVs-PT-100A-LTLCardinality-00 7321001 m, 46978 m/sec, 41763039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/374 95/2000 ShieldRVs-PT-100A-LTLCardinality-00 7548847 m, 45569 m/sec, 43131918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/374 98/2000 ShieldRVs-PT-100A-LTLCardinality-00 7766850 m, 43600 m/sec, 44495968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/374 100/2000 ShieldRVs-PT-100A-LTLCardinality-00 7985537 m, 43737 m/sec, 45859256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/374 103/2000 ShieldRVs-PT-100A-LTLCardinality-00 8194725 m, 41837 m/sec, 47220996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/374 105/2000 ShieldRVs-PT-100A-LTLCardinality-00 8389685 m, 38992 m/sec, 48583908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/374 108/2000 ShieldRVs-PT-100A-LTLCardinality-00 8638925 m, 49848 m/sec, 49953279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/374 111/2000 ShieldRVs-PT-100A-LTLCardinality-00 8866182 m, 45451 m/sec, 51310348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/374 114/2000 ShieldRVs-PT-100A-LTLCardinality-00 9077543 m, 42272 m/sec, 52665547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/374 116/2000 ShieldRVs-PT-100A-LTLCardinality-00 9303117 m, 45114 m/sec, 54022993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/374 119/2000 ShieldRVs-PT-100A-LTLCardinality-00 9514261 m, 42228 m/sec, 55382307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/374 121/2000 ShieldRVs-PT-100A-LTLCardinality-00 9716581 m, 40464 m/sec, 56739696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/374 124/2000 ShieldRVs-PT-100A-LTLCardinality-00 9932069 m, 43097 m/sec, 58101717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/374 127/2000 ShieldRVs-PT-100A-LTLCardinality-00 10143402 m, 42266 m/sec, 59465808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/374 129/2000 ShieldRVs-PT-100A-LTLCardinality-00 10353417 m, 42003 m/sec, 60827116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/374 132/2000 ShieldRVs-PT-100A-LTLCardinality-00 10553177 m, 39952 m/sec, 62179326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/374 134/2000 ShieldRVs-PT-100A-LTLCardinality-00 10756611 m, 40686 m/sec, 63541282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/374 136/2000 ShieldRVs-PT-100A-LTLCardinality-00 10952171 m, 39112 m/sec, 64900261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/374 139/2000 ShieldRVs-PT-100A-LTLCardinality-00 11137025 m, 36970 m/sec, 66252536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/374 142/2000 ShieldRVs-PT-100A-LTLCardinality-00 11375819 m, 47758 m/sec, 67577835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/374 145/2000 ShieldRVs-PT-100A-LTLCardinality-00 11619639 m, 48764 m/sec, 68898176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/374 147/2000 ShieldRVs-PT-100A-LTLCardinality-00 11849241 m, 45920 m/sec, 70222637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/374 150/2000 ShieldRVs-PT-100A-LTLCardinality-00 12085431 m, 47238 m/sec, 71545951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/374 153/2000 ShieldRVs-PT-100A-LTLCardinality-00 12308109 m, 44535 m/sec, 72863924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/374 156/2000 ShieldRVs-PT-100A-LTLCardinality-00 12520893 m, 42556 m/sec, 74187643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/374 158/2000 ShieldRVs-PT-100A-LTLCardinality-00 12747141 m, 45249 m/sec, 75502418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/374 161/2000 ShieldRVs-PT-100A-LTLCardinality-00 12971437 m, 44859 m/sec, 76821596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/374 164/2000 ShieldRVs-PT-100A-LTLCardinality-00 13186787 m, 43070 m/sec, 78139745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/374 166/2000 ShieldRVs-PT-100A-LTLCardinality-00 13399787 m, 42600 m/sec, 79455692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/374 169/2000 ShieldRVs-PT-100A-LTLCardinality-00 13606429 m, 41328 m/sec, 80769880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/374 171/2000 ShieldRVs-PT-100A-LTLCardinality-00 13807747 m, 40263 m/sec, 82089938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/374 174/2000 ShieldRVs-PT-100A-LTLCardinality-00 14004991 m, 39448 m/sec, 83411179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/374 177/2000 ShieldRVs-PT-100A-LTLCardinality-00 14242431 m, 47488 m/sec, 84743480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/374 179/2000 ShieldRVs-PT-100A-LTLCardinality-00 14464093 m, 44332 m/sec, 86065522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/374 182/2000 ShieldRVs-PT-100A-LTLCardinality-00 14669893 m, 41160 m/sec, 87384626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/374 184/2000 ShieldRVs-PT-100A-LTLCardinality-00 14891559 m, 44333 m/sec, 88717337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/374 187/2000 ShieldRVs-PT-100A-LTLCardinality-00 15097435 m, 41175 m/sec, 90041859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/374 189/2000 ShieldRVs-PT-100A-LTLCardinality-00 15293973 m, 39307 m/sec, 91360378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/374 192/2000 ShieldRVs-PT-100A-LTLCardinality-00 15503493 m, 41904 m/sec, 92691008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/374 194/2000 ShieldRVs-PT-100A-LTLCardinality-00 15711719 m, 41645 m/sec, 94021073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/374 197/2000 ShieldRVs-PT-100A-LTLCardinality-00 15915061 m, 40668 m/sec, 95344876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/374 199/2000 ShieldRVs-PT-100A-LTLCardinality-00 16109319 m, 38851 m/sec, 96670705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/374 202/2000 ShieldRVs-PT-100A-LTLCardinality-00 16312057 m, 40547 m/sec, 98001908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/374 204/2000 ShieldRVs-PT-100A-LTLCardinality-00 16501873 m, 37963 m/sec, 99322688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/374 206/2000 ShieldRVs-PT-100A-LTLCardinality-00 16684993 m, 36624 m/sec, 100640037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 27 ShieldRVs-PT-100A-LTLCardinality-09
[[35mlola[0m][I] time limit : 374 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-100A-LTLCardinality-00
[[35mlola[0m][I] time limit : 1873 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/374 5/5 ShieldRVs-PT-100A-LTLCardinality-00 330489 m, -3270900 m/sec, 1529566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for ShieldRVs-PT-100A-LTLCardinality-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 ShieldRVs-PT-100A-LTLCardinality-13
[[35mlola[0m][I] time limit : 465 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/465 8/2000 ShieldRVs-PT-100A-LTLCardinality-13 482516 m, 96503 m/sec, 900679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/465 14/2000 ShieldRVs-PT-100A-LTLCardinality-13 944679 m, 92432 m/sec, 1761771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/465 21/2000 ShieldRVs-PT-100A-LTLCardinality-13 1382529 m, 87570 m/sec, 2634649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/465 27/2000 ShieldRVs-PT-100A-LTLCardinality-13 1841255 m, 91745 m/sec, 3536611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/465 34/2000 ShieldRVs-PT-100A-LTLCardinality-13 2273344 m, 86417 m/sec, 4437779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 30/465 40/2000 ShieldRVs-PT-100A-LTLCardinality-13 2704618 m, 86254 m/sec, 5278541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 35/465 46/2000 ShieldRVs-PT-100A-LTLCardinality-13 3137640 m, 86604 m/sec, 6156898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 40/465 53/2000 ShieldRVs-PT-100A-LTLCardinality-13 3575000 m, 87472 m/sec, 7031531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 45/465 59/2000 ShieldRVs-PT-100A-LTLCardinality-13 4014139 m, 87827 m/sec, 7888395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 50/465 65/2000 ShieldRVs-PT-100A-LTLCardinality-13 4441103 m, 85392 m/sec, 8776610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 55/465 71/2000 ShieldRVs-PT-100A-LTLCardinality-13 4866804 m, 85140 m/sec, 9683630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 60/465 77/2000 ShieldRVs-PT-100A-LTLCardinality-13 5279074 m, 82454 m/sec, 10574783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 65/465 84/2000 ShieldRVs-PT-100A-LTLCardinality-13 5739064 m, 91998 m/sec, 11569217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 70/465 90/2000 ShieldRVs-PT-100A-LTLCardinality-13 6144153 m, 81017 m/sec, 12438434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 75/465 96/2000 ShieldRVs-PT-100A-LTLCardinality-13 6567800 m, 84729 m/sec, 13310410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 80/465 102/2000 ShieldRVs-PT-100A-LTLCardinality-13 6992554 m, 84950 m/sec, 14188646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 85/465 109/2000 ShieldRVs-PT-100A-LTLCardinality-13 7448089 m, 91107 m/sec, 15077940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 90/465 116/2000 ShieldRVs-PT-100A-LTLCardinality-13 7885606 m, 87503 m/sec, 15988794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 95/465 122/2000 ShieldRVs-PT-100A-LTLCardinality-13 8350143 m, 92907 m/sec, 16904206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 100/465 129/2000 ShieldRVs-PT-100A-LTLCardinality-13 8784807 m, 86932 m/sec, 17815893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 105/465 135/2000 ShieldRVs-PT-100A-LTLCardinality-13 9222318 m, 87502 m/sec, 18708471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 110/465 141/2000 ShieldRVs-PT-100A-LTLCardinality-13 9659689 m, 87474 m/sec, 19624887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 115/465 148/2000 ShieldRVs-PT-100A-LTLCardinality-13 10111030 m, 90268 m/sec, 20525993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 120/465 155/2000 ShieldRVs-PT-100A-LTLCardinality-13 10573113 m, 92416 m/sec, 21454168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 125/465 162/2000 ShieldRVs-PT-100A-LTLCardinality-13 11045259 m, 94429 m/sec, 22388586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 130/465 167/2000 ShieldRVs-PT-100A-LTLCardinality-13 11448763 m, 80700 m/sec, 23203092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 135/465 174/2000 ShieldRVs-PT-100A-LTLCardinality-13 11899431 m, 90133 m/sec, 24081969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 140/465 180/2000 ShieldRVs-PT-100A-LTLCardinality-13 12319922 m, 84098 m/sec, 24960066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 145/465 187/2000 ShieldRVs-PT-100A-LTLCardinality-13 12754444 m, 86904 m/sec, 25834470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 150/465 192/2000 ShieldRVs-PT-100A-LTLCardinality-13 13163616 m, 81834 m/sec, 26744587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 155/465 199/2000 ShieldRVs-PT-100A-LTLCardinality-13 13631676 m, 93612 m/sec, 27737334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 160/465 205/2000 ShieldRVs-PT-100A-LTLCardinality-13 14018741 m, 77413 m/sec, 28571134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 165/465 211/2000 ShieldRVs-PT-100A-LTLCardinality-13 14427024 m, 81656 m/sec, 29413971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 170/465 217/2000 ShieldRVs-PT-100A-LTLCardinality-13 14831447 m, 80884 m/sec, 30260079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 175/465 223/2000 ShieldRVs-PT-100A-LTLCardinality-13 15252703 m, 84251 m/sec, 31157662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 180/465 230/2000 ShieldRVs-PT-100A-LTLCardinality-13 15710784 m, 91616 m/sec, 32052534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 185/465 236/2000 ShieldRVs-PT-100A-LTLCardinality-13 16157424 m, 89328 m/sec, 32970492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 190/465 242/2000 ShieldRVs-PT-100A-LTLCardinality-13 16568466 m, 82208 m/sec, 33876232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 195/465 248/2000 ShieldRVs-PT-100A-LTLCardinality-13 16997817 m, 85870 m/sec, 34781132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 200/465 255/2000 ShieldRVs-PT-100A-LTLCardinality-13 17425066 m, 85449 m/sec, 35653318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 205/465 261/2000 ShieldRVs-PT-100A-LTLCardinality-13 17860480 m, 87082 m/sec, 36534201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 210/465 267/2000 ShieldRVs-PT-100A-LTLCardinality-13 18290795 m, 86063 m/sec, 37382428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 215/465 274/2000 ShieldRVs-PT-100A-LTLCardinality-13 18723259 m, 86492 m/sec, 38375121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 220/465 280/2000 ShieldRVs-PT-100A-LTLCardinality-13 19147381 m, 84824 m/sec, 39372140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 225/465 286/2000 ShieldRVs-PT-100A-LTLCardinality-13 19568990 m, 84321 m/sec, 40349268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 230/465 292/2000 ShieldRVs-PT-100A-LTLCardinality-13 19967239 m, 79649 m/sec, 41219382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 235/465 298/2000 ShieldRVs-PT-100A-LTLCardinality-13 20387386 m, 84029 m/sec, 42181035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 240/465 304/2000 ShieldRVs-PT-100A-LTLCardinality-13 20832708 m, 89064 m/sec, 43163213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 245/465 311/2000 ShieldRVs-PT-100A-LTLCardinality-13 21279109 m, 89280 m/sec, 44145222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 250/465 317/2000 ShieldRVs-PT-100A-LTLCardinality-13 21724949 m, 89168 m/sec, 45108399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 255/465 324/2000 ShieldRVs-PT-100A-LTLCardinality-13 22189993 m, 93008 m/sec, 45998836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 260/465 330/2000 ShieldRVs-PT-100A-LTLCardinality-13 22621183 m, 86238 m/sec, 46926497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 265/465 337/2000 ShieldRVs-PT-100A-LTLCardinality-13 23068779 m, 89519 m/sec, 47827537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 270/465 343/2000 ShieldRVs-PT-100A-LTLCardinality-13 23504920 m, 87228 m/sec, 48712720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 275/465 350/2000 ShieldRVs-PT-100A-LTLCardinality-13 23949863 m, 88988 m/sec, 49611650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 280/465 356/2000 ShieldRVs-PT-100A-LTLCardinality-13 24387684 m, 87564 m/sec, 50493870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 285/465 363/2000 ShieldRVs-PT-100A-LTLCardinality-13 24881095 m, 98682 m/sec, 51412707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 290/465 371/2000 ShieldRVs-PT-100A-LTLCardinality-13 25419687 m, 107718 m/sec, 52410389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 295/465 378/2000 ShieldRVs-PT-100A-LTLCardinality-13 25905159 m, 97094 m/sec, 53397041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 704
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 300/465 385/2000 ShieldRVs-PT-100A-LTLCardinality-13 26355435 m, 90055 m/sec, 54320844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2037 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 305/465 391/2000 ShieldRVs-PT-100A-LTLCardinality-13 26812448 m, 91402 m/sec, 55236059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2042 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 310/465 398/2000 ShieldRVs-PT-100A-LTLCardinality-13 27290466 m, 95603 m/sec, 56141338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2047 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 315/465 405/2000 ShieldRVs-PT-100A-LTLCardinality-13 27745769 m, 91060 m/sec, 57114939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2052 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 320/465 412/2000 ShieldRVs-PT-100A-LTLCardinality-13 28216186 m, 94083 m/sec, 58021156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2057 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-100A-LTLCardinality-11: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-100A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-09: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-100A-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 325/465 419/2000 ShieldRVs-PT-100A-LTLCardinality-13 28687897 m, 94342 m/sec, 59076940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2062 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-100A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-100A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764400867"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-100A.tgz
mv ShieldRVs-PT-100A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;