About the Execution of LoLA for ShieldRVs-PT-050B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1881641.00 | 0.00 | 0.00 | ???F?T?T?T????T? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764300858.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-050B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764300858
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 29K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Apr 12 17:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 12 17:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 625K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-00
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-01
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-02
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-03
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-04
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-05
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-06
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-07
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-08
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-09
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-10
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2024-11
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2023-12
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2023-13
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2023-14
FORMULA_NAME ShieldRVs-PT-050B-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717188715095
FORMULA ShieldRVs-PT-050B-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-050B-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-050B-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-050B-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-050B-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717190596736
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 19 ShieldRVs-PT-050B-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 140 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type FNDP) for 19 ShieldRVs-PT-050B-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 19 ShieldRVs-PT-050B-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 52 (type FNDP) for ShieldRVs-PT-050B-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 53 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-050B-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 153 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type FNDP) for ShieldRVs-PT-050B-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 34 ShieldRVs-PT-050B-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 34 ShieldRVs-PT-050B-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 37 ShieldRVs-PT-050B-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 3 ShieldRVs-PT-050B-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 25 ShieldRVs-PT-050B-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for ShieldRVs-PT-050B-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 37 ShieldRVs-PT-050B-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 22 ShieldRVs-PT-050B-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 10 ShieldRVs-PT-050B-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 229745 m, 45949 m/sec, 983886 t fired, .
[[35mlola[0m][.] 73 EF STEQ 2/1759 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 3/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 2/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/234 4/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 483254 m, 50701 m/sec, 2234432 t fired, .
[[35mlola[0m][.] 73 EF STEQ 7/1757 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 8/3516 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 7/3516 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 14/234 5/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 711678 m, 45684 m/sec, 3485959 t fired, .
[[35mlola[0m][.] 73 EF STEQ 12/1752 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 13/3511 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 12/3511 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 19/234 7/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 960751 m, 49814 m/sec, 4732665 t fired, .
[[35mlola[0m][.] 73 EF STEQ 17/1747 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 18/3506 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 17/3506 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 24/234 8/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 1200219 m, 47893 m/sec, 5985990 t fired, .
[[35mlola[0m][.] 73 EF STEQ 22/1742 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 23/3501 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 22/3501 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 29/234 10/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 1481287 m, 56213 m/sec, 7570505 t fired, .
[[35mlola[0m][.] 73 EF STEQ 27/1737 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 28/3496 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 27/3496 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 34/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 1736774 m, 51097 m/sec, 8992414 t fired, .
[[35mlola[0m][.] 73 EF STEQ 32/1732 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 33/3491 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 32/3491 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 39/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 1963988 m, 45442 m/sec, 10240523 t fired, .
[[35mlola[0m][.] 73 EF STEQ 37/1727 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 38/3486 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 37/3486 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 44/234 14/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 2164519 m, 40106 m/sec, 11471257 t fired, .
[[35mlola[0m][.] 73 EF STEQ 42/1722 0/5 ShieldRVs-PT-050B-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF STEQ 43/3481 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 42/3481 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 46 ShieldRVs-PT-050B-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2023-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 49/234 16/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 2423919 m, 51880 m/sec, 12930204 t fired, .
[[35mlola[0m][.] 76 EF STEQ 48/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 47/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 54/234 19/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 2887283 m, 92672 m/sec, 15493654 t fired, .
[[35mlola[0m][.] 76 EF STEQ 53/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 52/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 59/234 22/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 3383218 m, 99187 m/sec, 18012463 t fired, .
[[35mlola[0m][.] 76 EF STEQ 58/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 57/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 64/234 25/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 3836437 m, 90643 m/sec, 20526983 t fired, .
[[35mlola[0m][.] 76 EF STEQ 63/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 62/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 69/234 28/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 4288200 m, 90352 m/sec, 23015577 t fired, .
[[35mlola[0m][.] 76 EF STEQ 68/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 67/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 74/234 30/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 4695044 m, 81368 m/sec, 25517582 t fired, .
[[35mlola[0m][.] 76 EF STEQ 73/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 72/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 79/234 33/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 5154665 m, 91924 m/sec, 27957139 t fired, .
[[35mlola[0m][.] 76 EF STEQ 78/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 77/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 84/234 36/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 5569651 m, 82997 m/sec, 30394304 t fired, .
[[35mlola[0m][.] 76 EF STEQ 83/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 82/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 89/234 38/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 6004070 m, 86883 m/sec, 32816135 t fired, .
[[35mlola[0m][.] 76 EF STEQ 88/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 87/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 94/234 41/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 6450969 m, 89379 m/sec, 35234350 t fired, .
[[35mlola[0m][.] 76 EF STEQ 93/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 92/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 99/234 44/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 6884155 m, 86637 m/sec, 37662068 t fired, .
[[35mlola[0m][.] 76 EF STEQ 98/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 97/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 104/234 47/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 7286846 m, 80538 m/sec, 40019991 t fired, .
[[35mlola[0m][.] 76 EF STEQ 103/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 102/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 109/234 49/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 7687999 m, 80230 m/sec, 42391906 t fired, .
[[35mlola[0m][.] 76 EF STEQ 108/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 107/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 114/234 51/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 8068480 m, 76096 m/sec, 44814688 t fired, .
[[35mlola[0m][.] 76 EF STEQ 113/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 112/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 119/234 54/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 8469016 m, 80107 m/sec, 47296481 t fired, .
[[35mlola[0m][.] 76 EF STEQ 118/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 117/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 124/234 57/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 8872050 m, 80606 m/sec, 49717769 t fired, .
[[35mlola[0m][.] 76 EF STEQ 123/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 122/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 129/234 59/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 9230074 m, 71604 m/sec, 52050931 t fired, .
[[35mlola[0m][.] 76 EF STEQ 128/3519 0/5 ShieldRVs-PT-050B-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF STEQ 127/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for ShieldRVs-PT-050B-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 134/234 61/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 9649075 m, 83800 m/sec, 54583645 t fired, .
[[35mlola[0m][.] 87 EF STEQ 132/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 139/234 64/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 10038130 m, 77811 m/sec, 57107609 t fired, .
[[35mlola[0m][.] 87 EF STEQ 137/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 144/234 66/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 10419653 m, 76304 m/sec, 59583516 t fired, .
[[35mlola[0m][.] 87 EF STEQ 142/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 149/234 69/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 10848033 m, 85676 m/sec, 62055972 t fired, .
[[35mlola[0m][.] 87 EF STEQ 147/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 154/234 72/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 11248064 m, 80006 m/sec, 64485646 t fired, .
[[35mlola[0m][.] 87 EF STEQ 152/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 159/234 74/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 11646335 m, 79654 m/sec, 66914252 t fired, .
[[35mlola[0m][.] 87 EF STEQ 157/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 164/234 77/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 12113797 m, 93492 m/sec, 69419457 t fired, .
[[35mlola[0m][.] 87 EF STEQ 162/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 169/234 80/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 12530592 m, 83359 m/sec, 71890744 t fired, .
[[35mlola[0m][.] 87 EF STEQ 167/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 174/234 82/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 12936928 m, 81267 m/sec, 74384792 t fired, .
[[35mlola[0m][.] 87 EF STEQ 172/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 179/234 85/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 13363556 m, 85325 m/sec, 76893724 t fired, .
[[35mlola[0m][.] 87 EF STEQ 177/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 184/234 88/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 13785321 m, 84353 m/sec, 79456029 t fired, .
[[35mlola[0m][.] 87 EF STEQ 182/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 189/234 90/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 14174135 m, 77762 m/sec, 82014268 t fired, .
[[35mlola[0m][.] 87 EF STEQ 187/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 194/234 92/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 14548527 m, 74878 m/sec, 84560621 t fired, .
[[35mlola[0m][.] 87 EF STEQ 192/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 199/234 95/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 15016230 m, 93540 m/sec, 87105728 t fired, .
[[35mlola[0m][.] 87 EF STEQ 197/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 204/234 98/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 15444211 m, 85596 m/sec, 89587624 t fired, .
[[35mlola[0m][.] 87 EF STEQ 202/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 209/234 101/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 15863339 m, 83825 m/sec, 92058489 t fired, .
[[35mlola[0m][.] 87 EF STEQ 207/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 214/234 103/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 16240118 m, 75355 m/sec, 94492889 t fired, .
[[35mlola[0m][.] 87 EF STEQ 212/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 219/234 106/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 16655626 m, 83101 m/sec, 96970146 t fired, .
[[35mlola[0m][.] 87 EF STEQ 217/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 224/234 108/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 17066708 m, 82216 m/sec, 99424865 t fired, .
[[35mlola[0m][.] 87 EF STEQ 222/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 229/234 111/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 17469694 m, 80597 m/sec, 101855608 t fired, .
[[35mlola[0m][.] 87 EF STEQ 227/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 234/234 113/2000 ShieldRVs-PT-050B-CTLFireability-2024-00 17852637 m, 76588 m/sec, 104279076 t fired, .
[[35mlola[0m][.] 87 EF STEQ 232/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 237/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 22 ShieldRVs-PT-050B-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-050B-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 3281 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/3281 3/5 ShieldRVs-PT-050B-CTLFireability-2024-00 426259 m, -3485275 m/sec, 1935478 t fired, .
[[35mlola[0m][.] 84 EXEG EXCL 5/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 428066 m, 85613 m/sec, 555578 t fired, .
[[35mlola[0m][.] 87 EF STEQ 242/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/3281 5/5 ShieldRVs-PT-050B-CTLFireability-2024-00 666092 m, 47966 m/sec, 3214253 t fired, .
[[35mlola[0m][.] 84 EXEG EXCL 10/218 3/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 705945 m, 55575 m/sec, 922964 t fired, .
[[35mlola[0m][.] 87 EF STEQ 247/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 15/218 5/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 1119352 m, 82681 m/sec, 1455414 t fired, .
[[35mlola[0m][.] 87 EF STEQ 252/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 20/234 7/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 1679553 m, 112040 m/sec, 2176530 t fired, .
[[35mlola[0m][.] 87 EF STEQ 257/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 25/234 9/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 2241149 m, 112319 m/sec, 2899141 t fired, .
[[35mlola[0m][.] 87 EF STEQ 262/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 30/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 2810085 m, 113787 m/sec, 3626508 t fired, .
[[35mlola[0m][.] 87 EF STEQ 267/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 35/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 3382638 m, 114510 m/sec, 4360549 t fired, .
[[35mlola[0m][.] 87 EF STEQ 272/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 40/234 15/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 3963385 m, 116149 m/sec, 5100341 t fired, .
[[35mlola[0m][.] 87 EF STEQ 277/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 45/234 17/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 4534554 m, 114233 m/sec, 5833782 t fired, .
[[35mlola[0m][.] 87 EF STEQ 282/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 50/234 19/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 5101477 m, 113384 m/sec, 6561113 t fired, .
[[35mlola[0m][.] 87 EF STEQ 287/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 55/234 21/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 5669634 m, 113631 m/sec, 7277592 t fired, .
[[35mlola[0m][.] 87 EF STEQ 292/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 60/234 23/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 6237757 m, 113624 m/sec, 8010723 t fired, .
[[35mlola[0m][.] 87 EF STEQ 297/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 65/234 25/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 6811394 m, 114727 m/sec, 8747857 t fired, .
[[35mlola[0m][.] 87 EF STEQ 302/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 70/234 27/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 7382694 m, 114260 m/sec, 9467389 t fired, .
[[35mlola[0m][.] 87 EF STEQ 307/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 75/234 29/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 7944782 m, 112417 m/sec, 10188585 t fired, .
[[35mlola[0m][.] 87 EF STEQ 312/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 80/234 31/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 8501558 m, 111355 m/sec, 10899975 t fired, .
[[35mlola[0m][.] 87 EF STEQ 317/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 85/234 33/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 9075458 m, 114780 m/sec, 11644354 t fired, .
[[35mlola[0m][.] 87 EF STEQ 322/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 90/234 35/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 9604941 m, 105896 m/sec, 12355981 t fired, .
[[35mlola[0m][.] 87 EF STEQ 327/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 95/234 37/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 10168022 m, 112616 m/sec, 13101763 t fired, .
[[35mlola[0m][.] 87 EF STEQ 332/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 100/234 39/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 10721196 m, 110634 m/sec, 13832399 t fired, .
[[35mlola[0m][.] 87 EF STEQ 337/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 105/234 41/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 11280049 m, 111770 m/sec, 14546383 t fired, .
[[35mlola[0m][.] 87 EF STEQ 342/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 110/234 43/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 11822621 m, 108514 m/sec, 15232040 t fired, .
[[35mlola[0m][.] 87 EF STEQ 347/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 115/234 45/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 12385511 m, 112578 m/sec, 15947090 t fired, .
[[35mlola[0m][.] 87 EF STEQ 352/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 120/234 47/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 12913747 m, 105647 m/sec, 16630662 t fired, .
[[35mlola[0m][.] 87 EF STEQ 357/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 125/234 49/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 13480836 m, 113417 m/sec, 17345698 t fired, .
[[35mlola[0m][.] 87 EF STEQ 362/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 130/234 51/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 14037061 m, 111245 m/sec, 18061921 t fired, .
[[35mlola[0m][.] 87 EF STEQ 367/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 135/234 53/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 14615254 m, 115638 m/sec, 18785952 t fired, .
[[35mlola[0m][.] 87 EF STEQ 372/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 140/234 55/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 15179460 m, 112841 m/sec, 19508635 t fired, .
[[35mlola[0m][.] 87 EF STEQ 377/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 145/234 57/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 15744966 m, 113101 m/sec, 20225524 t fired, .
[[35mlola[0m][.] 87 EF STEQ 382/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 150/234 59/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 16303594 m, 111725 m/sec, 20942851 t fired, .
[[35mlola[0m][.] 87 EF STEQ 387/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 155/234 61/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 16852875 m, 109856 m/sec, 21639059 t fired, .
[[35mlola[0m][.] 87 EF STEQ 392/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 160/234 63/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 17410464 m, 111517 m/sec, 22341849 t fired, .
[[35mlola[0m][.] 87 EF STEQ 397/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 165/234 65/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 17963389 m, 110585 m/sec, 23056277 t fired, .
[[35mlola[0m][.] 87 EF STEQ 402/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 170/234 67/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 18529946 m, 113311 m/sec, 23782244 t fired, .
[[35mlola[0m][.] 87 EF STEQ 407/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 175/234 69/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 19098487 m, 113708 m/sec, 24505420 t fired, .
[[35mlola[0m][.] 87 EF STEQ 412/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 180/234 71/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 19668518 m, 114006 m/sec, 25239667 t fired, .
[[35mlola[0m][.] 87 EF STEQ 417/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 185/234 73/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 20206005 m, 107497 m/sec, 25915358 t fired, .
[[35mlola[0m][.] 87 EF STEQ 422/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 190/234 75/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 20771502 m, 113099 m/sec, 26629575 t fired, .
[[35mlola[0m][.] 87 EF STEQ 427/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 195/234 77/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 21327610 m, 111221 m/sec, 27348793 t fired, .
[[35mlola[0m][.] 87 EF STEQ 432/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 200/234 79/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 21883343 m, 111146 m/sec, 28061537 t fired, .
[[35mlola[0m][.] 87 EF STEQ 437/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 205/234 81/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 22432130 m, 109757 m/sec, 28758788 t fired, .
[[35mlola[0m][.] 87 EF STEQ 442/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 210/234 83/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 22997586 m, 113091 m/sec, 29489852 t fired, .
[[35mlola[0m][.] 87 EF STEQ 447/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 215/234 85/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 23557112 m, 111905 m/sec, 30215760 t fired, .
[[35mlola[0m][.] 87 EF STEQ 452/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 220/234 87/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 24135979 m, 115773 m/sec, 30951304 t fired, .
[[35mlola[0m][.] 87 EF STEQ 457/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 225/234 89/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 24700056 m, 112815 m/sec, 31670062 t fired, .
[[35mlola[0m][.] 87 EF STEQ 462/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 84 EXEG EXCL 230/234 91/2000 ShieldRVs-PT-050B-CTLFireability-2024-06 25273709 m, 114730 m/sec, 32416668 t fired, .
[[35mlola[0m][.] 87 EF STEQ 467/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 84 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 472/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldRVs-PT-050B-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 22 ShieldRVs-PT-050B-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 3046 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/234 1/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 84676 m, 16935 m/sec, 477720 t fired, .
[[35mlola[0m][.] 84 EXEG EXCL 5/3046 2/5 ShieldRVs-PT-050B-CTLFireability-2024-06 284404 m, -4997861 m/sec, 365666 t fired, .
[[35mlola[0m][.] 87 EF STEQ 477/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 186220 m, 20308 m/sec, 1092526 t fired, .
[[35mlola[0m][.] 84 EXEG EXCL 10/217 3/5 ShieldRVs-PT-050B-CTLFireability-2024-06 562993 m, 55717 m/sec, 732742 t fired, .
[[35mlola[0m][.] 87 EF STEQ 482/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 267799 m, 16315 m/sec, 1639286 t fired, .
[[35mlola[0m][.] 84 EXEG EXCL 15/217 4/5 ShieldRVs-PT-050B-CTLFireability-2024-06 842825 m, 55966 m/sec, 1096106 t fired, .
[[35mlola[0m][.] 87 EF STEQ 487/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 2 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 342281 m, 14896 m/sec, 2127364 t fired, .
[[35mlola[0m][.] 84 EXEG EXCL 20/217 5/5 ShieldRVs-PT-050B-CTLFireability-2024-06 1123835 m, 56202 m/sec, 1461368 t fired, .
[[35mlola[0m][.] 87 EF STEQ 492/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 84 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/234 3/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 419832 m, 15510 m/sec, 2645357 t fired, .
[[35mlola[0m][.] 87 EF STEQ 497/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/234 3/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 556998 m, 27433 m/sec, 3624023 t fired, .
[[35mlola[0m][.] 87 EF STEQ 502/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/234 4/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 702998 m, 29200 m/sec, 4595990 t fired, .
[[35mlola[0m][.] 87 EF STEQ 507/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/234 5/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 844994 m, 28399 m/sec, 5575963 t fired, .
[[35mlola[0m][.] 87 EF STEQ 512/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/234 6/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 998076 m, 30616 m/sec, 6550119 t fired, .
[[35mlola[0m][.] 87 EF STEQ 517/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/234 6/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1142134 m, 28811 m/sec, 7520736 t fired, .
[[35mlola[0m][.] 87 EF STEQ 522/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/234 7/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1284815 m, 28536 m/sec, 8479811 t fired, .
[[35mlola[0m][.] 87 EF STEQ 527/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/234 8/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1418760 m, 26789 m/sec, 9454158 t fired, .
[[35mlola[0m][.] 87 EF STEQ 532/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/234 9/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1555344 m, 27316 m/sec, 10383598 t fired, .
[[35mlola[0m][.] 87 EF STEQ 537/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/234 9/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1690800 m, 27091 m/sec, 11347089 t fired, .
[[35mlola[0m][.] 87 EF STEQ 542/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/234 10/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1825244 m, 26888 m/sec, 12318782 t fired, .
[[35mlola[0m][.] 87 EF STEQ 547/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 1949683 m, 24887 m/sec, 13288421 t fired, .
[[35mlola[0m][.] 87 EF STEQ 552/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2066133 m, 23290 m/sec, 14260397 t fired, .
[[35mlola[0m][.] 87 EF STEQ 557/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/234 12/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2193429 m, 25459 m/sec, 15240229 t fired, .
[[35mlola[0m][.] 87 EF STEQ 562/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 95/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2315685 m, 24451 m/sec, 16214697 t fired, .
[[35mlola[0m][.] 87 EF STEQ 567/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 100/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2433134 m, 23489 m/sec, 17197550 t fired, .
[[35mlola[0m][.] 87 EF STEQ 572/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 105/234 14/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2555809 m, 24535 m/sec, 18157433 t fired, .
[[35mlola[0m][.] 87 EF STEQ 577/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 110/234 14/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2673196 m, 23477 m/sec, 19128887 t fired, .
[[35mlola[0m][.] 87 EF STEQ 582/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 115/234 15/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2796317 m, 24624 m/sec, 20101409 t fired, .
[[35mlola[0m][.] 87 EF STEQ 587/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 120/234 16/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 2930157 m, 26768 m/sec, 21068650 t fired, .
[[35mlola[0m][.] 87 EF STEQ 592/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 125/234 16/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3051699 m, 24308 m/sec, 22026592 t fired, .
[[35mlola[0m][.] 87 EF STEQ 597/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 130/234 17/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3170361 m, 23732 m/sec, 22996757 t fired, .
[[35mlola[0m][.] 87 EF STEQ 602/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 135/234 18/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3291552 m, 24238 m/sec, 23963624 t fired, .
[[35mlola[0m][.] 87 EF STEQ 607/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 140/234 18/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3413463 m, 24382 m/sec, 24934073 t fired, .
[[35mlola[0m][.] 87 EF STEQ 612/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 145/234 19/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3549107 m, 27128 m/sec, 25907481 t fired, .
[[35mlola[0m][.] 87 EF STEQ 617/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 150/234 20/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3671007 m, 24380 m/sec, 26878496 t fired, .
[[35mlola[0m][.] 87 EF STEQ 622/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 155/234 20/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3798233 m, 25445 m/sec, 27858554 t fired, .
[[35mlola[0m][.] 87 EF STEQ 627/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 160/234 21/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 3924973 m, 25348 m/sec, 28842791 t fired, .
[[35mlola[0m][.] 87 EF STEQ 632/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 165/234 21/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4040944 m, 23194 m/sec, 29819192 t fired, .
[[35mlola[0m][.] 87 EF STEQ 637/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 170/234 22/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4166659 m, 25143 m/sec, 30799773 t fired, .
[[35mlola[0m][.] 87 EF STEQ 642/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 175/234 23/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4288230 m, 24314 m/sec, 31762291 t fired, .
[[35mlola[0m][.] 87 EF STEQ 647/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 180/234 23/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4406486 m, 23651 m/sec, 32730225 t fired, .
[[35mlola[0m][.] 87 EF STEQ 652/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 185/234 24/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4538691 m, 26441 m/sec, 33701124 t fired, .
[[35mlola[0m][.] 87 EF STEQ 657/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 190/234 25/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4660238 m, 24309 m/sec, 34668473 t fired, .
[[35mlola[0m][.] 87 EF STEQ 662/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 195/234 25/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4781885 m, 24329 m/sec, 35640897 t fired, .
[[35mlola[0m][.] 87 EF STEQ 667/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 200/234 26/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 4907973 m, 25217 m/sec, 36608959 t fired, .
[[35mlola[0m][.] 87 EF STEQ 672/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 205/234 27/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 5025802 m, 23565 m/sec, 37573599 t fired, .
[[35mlola[0m][.] 87 EF STEQ 677/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 210/234 27/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 5150890 m, 25017 m/sec, 38541090 t fired, .
[[35mlola[0m][.] 87 EF STEQ 682/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 215/234 28/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 5272582 m, 24338 m/sec, 39507050 t fired, .
[[35mlola[0m][.] 87 EF STEQ 687/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 220/234 29/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 5392370 m, 23957 m/sec, 40467589 t fired, .
[[35mlola[0m][.] 87 EF STEQ 692/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 225/234 29/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 5510679 m, 23661 m/sec, 41424282 t fired, .
[[35mlola[0m][.] 87 EF STEQ 697/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 230/234 30/2000 ShieldRVs-PT-050B-CTLFireability-2023-13 5653017 m, 28467 m/sec, 42393238 t fired, .
[[35mlola[0m][.] 87 EF STEQ 702/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 707/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ShieldRVs-PT-050B-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldRVs-PT-050B-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 2811 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/234 1/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 84170 m, 16834 m/sec, 475309 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 5/2811 1/5 ShieldRVs-PT-050B-CTLFireability-2023-13 84123 m, -1113778 m/sec, 475057 t fired, .
[[35mlola[0m][.] 87 EF STEQ 712/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/234 1/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 167076 m, 16581 m/sec, 960467 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 10/216 1/5 ShieldRVs-PT-050B-CTLFireability-2023-13 167253 m, 16626 m/sec, 961766 t fired, .
[[35mlola[0m][.] 87 EF STEQ 717/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 238644 m, 14313 m/sec, 1447760 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 15/216 2/5 ShieldRVs-PT-050B-CTLFireability-2023-13 238605 m, 14270 m/sec, 1447443 t fired, .
[[35mlola[0m][.] 87 EF STEQ 722/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/234 2/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 331266 m, 18524 m/sec, 2054576 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 20/216 2/5 ShieldRVs-PT-050B-CTLFireability-2023-13 311322 m, 14543 m/sec, 1934297 t fired, .
[[35mlola[0m][.] 87 EF STEQ 727/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/234 3/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 462446 m, 26236 m/sec, 2944820 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 25/216 3/5 ShieldRVs-PT-050B-CTLFireability-2023-13 390774 m, 15890 m/sec, 2437890 t fired, .
[[35mlola[0m][.] 87 EF STEQ 732/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/234 3/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 533141 m, 14139 m/sec, 3447925 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 30/216 3/5 ShieldRVs-PT-050B-CTLFireability-2023-13 459675 m, 13780 m/sec, 2925278 t fired, .
[[35mlola[0m][.] 87 EF STEQ 737/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/234 4/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 613094 m, 15990 m/sec, 3973588 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 35/216 3/5 ShieldRVs-PT-050B-CTLFireability-2023-13 532002 m, 14465 m/sec, 3440074 t fired, .
[[35mlola[0m][.] 87 EF STEQ 742/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/234 4/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 683616 m, 14104 m/sec, 4457896 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 40/216 4/5 ShieldRVs-PT-050B-CTLFireability-2023-13 605297 m, 14659 m/sec, 3925509 t fired, .
[[35mlola[0m][.] 87 EF STEQ 747/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/234 4/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 757402 m, 14757 m/sec, 4946328 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 45/216 4/5 ShieldRVs-PT-050B-CTLFireability-2023-13 676454 m, 14231 m/sec, 4407907 t fired, .
[[35mlola[0m][.] 87 EF STEQ 752/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/234 5/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 890354 m, 26590 m/sec, 5910260 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 50/216 4/5 ShieldRVs-PT-050B-CTLFireability-2023-13 749933 m, 14695 m/sec, 4894047 t fired, .
[[35mlola[0m][.] 87 EF STEQ 757/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/234 6/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 977098 m, 17348 m/sec, 6428023 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 55/216 5/5 ShieldRVs-PT-050B-CTLFireability-2023-13 818118 m, 13637 m/sec, 5379361 t fired, .
[[35mlola[0m][.] 87 EF STEQ 762/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/234 6/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1055027 m, 15585 m/sec, 6914516 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 60/216 5/5 ShieldRVs-PT-050B-CTLFireability-2023-13 884200 m, 13216 m/sec, 5862553 t fired, .
[[35mlola[0m][.] 87 EF STEQ 767/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/234 6/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1123812 m, 13757 m/sec, 7394327 t fired, .
[[35mlola[0m][.] 87 EF STEQ 772/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/234 7/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1195329 m, 14303 m/sec, 7875430 t fired, .
[[35mlola[0m][.] 87 EF STEQ 777/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/234 7/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1267264 m, 14387 m/sec, 8356137 t fired, .
[[35mlola[0m][.] 87 EF STEQ 782/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/234 8/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1346461 m, 15839 m/sec, 8913616 t fired, .
[[35mlola[0m][.] 87 EF STEQ 787/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/234 8/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1429049 m, 16517 m/sec, 9530059 t fired, .
[[35mlola[0m][.] 87 EF STEQ 792/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/234 9/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1558634 m, 25917 m/sec, 10405846 t fired, .
[[35mlola[0m][.] 87 EF STEQ 797/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 95/234 9/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1625035 m, 13280 m/sec, 10883963 t fired, .
[[35mlola[0m][.] 87 EF STEQ 802/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 100/234 10/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1737050 m, 22403 m/sec, 11675868 t fired, .
[[35mlola[0m][.] 87 EF STEQ 807/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 105/234 10/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1823462 m, 17282 m/sec, 12304931 t fired, .
[[35mlola[0m][.] 87 EF STEQ 812/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 110/234 10/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1888122 m, 12932 m/sec, 12791345 t fired, .
[[35mlola[0m][.] 87 EF STEQ 817/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 115/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 1948407 m, 12057 m/sec, 13277876 t fired, .
[[35mlola[0m][.] 87 EF STEQ 822/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 120/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2005618 m, 11442 m/sec, 13757462 t fired, .
[[35mlola[0m][.] 87 EF STEQ 827/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 125/234 11/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2098635 m, 18603 m/sec, 14522968 t fired, .
[[35mlola[0m][.] 87 EF STEQ 832/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 130/234 12/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2167943 m, 13861 m/sec, 15039337 t fired, .
[[35mlola[0m][.] 87 EF STEQ 837/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 135/234 12/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2241997 m, 14810 m/sec, 15620393 t fired, .
[[35mlola[0m][.] 87 EF STEQ 842/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 140/234 12/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2303305 m, 12261 m/sec, 16110988 t fired, .
[[35mlola[0m][.] 87 EF STEQ 847/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 145/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2360387 m, 11416 m/sec, 16592358 t fired, .
[[35mlola[0m][.] 87 EF STEQ 852/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 150/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2417722 m, 11467 m/sec, 17072890 t fired, .
[[35mlola[0m][.] 87 EF STEQ 857/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 155/234 13/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2483374 m, 13130 m/sec, 17580107 t fired, .
[[35mlola[0m][.] 87 EF STEQ 862/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 161/234 14/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2569438 m, 17212 m/sec, 18279712 t fired, .
[[35mlola[0m][.] 87 EF STEQ 868/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 166/234 14/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2645837 m, 15279 m/sec, 18906456 t fired, .
[[35mlola[0m][.] 87 EF STEQ 873/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 171/234 15/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2767222 m, 24277 m/sec, 19893991 t fired, .
[[35mlola[0m][.] 87 EF STEQ 878/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 176/234 16/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2889614 m, 24478 m/sec, 20756708 t fired, .
[[35mlola[0m][.] 87 EF STEQ 883/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 181/234 16/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 2985238 m, 19124 m/sec, 21503827 t fired, .
[[35mlola[0m][.] 87 EF STEQ 888/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 186/234 16/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3059973 m, 14947 m/sec, 22095278 t fired, .
[[35mlola[0m][.] 87 EF STEQ 893/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 191/234 17/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3158476 m, 19700 m/sec, 22905678 t fired, .
[[35mlola[0m][.] 87 EF STEQ 898/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 196/234 17/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3219888 m, 12282 m/sec, 23376238 t fired, .
[[35mlola[0m][.] 87 EF STEQ 903/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 201/234 18/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3278652 m, 11752 m/sec, 23851522 t fired, .
[[35mlola[0m][.] 87 EF STEQ 908/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 206/234 18/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3335712 m, 11412 m/sec, 24333045 t fired, .
[[35mlola[0m][.] 87 EF STEQ 913/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 211/234 18/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3412098 m, 15277 m/sec, 24924720 t fired, .
[[35mlola[0m][.] 87 EF STEQ 918/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 216/234 19/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3507051 m, 18990 m/sec, 25604655 t fired, .
[[35mlola[0m][.] 87 EF STEQ 923/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 221/234 19/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3621603 m, 22910 m/sec, 26463952 t fired, .
[[35mlola[0m][.] 87 EF STEQ 928/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 226/234 20/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3680554 m, 11790 m/sec, 26954865 t fired, .
[[35mlola[0m][.] 87 EF STEQ 933/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 231/234 20/2000 ShieldRVs-PT-050B-CTLFireability-2023-12 3745986 m, 13086 m/sec, 27446182 t fired, .
[[35mlola[0m][.] 87 EF STEQ 938/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 943/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldRVs-PT-050B-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ShieldRVs-PT-050B-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2575 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/234 6/2000 ShieldRVs-PT-050B-CTLFireability-2024-09 412783 m, 82556 m/sec, 416021 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 5/2575 1/5 ShieldRVs-PT-050B-CTLFireability-2023-12 83952 m, -732406 m/sec, 474105 t fired, .
[[35mlola[0m][.] 87 EF STEQ 948/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/234 9/2000 ShieldRVs-PT-050B-CTLFireability-2024-09 810523 m, 79548 m/sec, 817914 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 10/214 1/5 ShieldRVs-PT-050B-CTLFireability-2023-12 167508 m, 16711 m/sec, 963326 t fired, .
[[35mlola[0m][.] 87 EF STEQ 953/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 15/234 14/2000 ShieldRVs-PT-050B-CTLFireability-2024-09 1212604 m, 80416 m/sec, 1225523 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 15/214 2/5 ShieldRVs-PT-050B-CTLFireability-2023-12 239630 m, 14424 m/sec, 1453659 t fired, .
[[35mlola[0m][.] 87 EF STEQ 958/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 20/234 17/2000 ShieldRVs-PT-050B-CTLFireability-2024-09 1581451 m, 73769 m/sec, 1601244 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 20/214 2/5 ShieldRVs-PT-050B-CTLFireability-2023-12 317078 m, 15489 m/sec, 1966544 t fired, .
[[35mlola[0m][.] 87 EF STEQ 963/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 25/234 22/2000 ShieldRVs-PT-050B-CTLFireability-2024-09 2016703 m, 87050 m/sec, 2042636 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 25/214 3/5 ShieldRVs-PT-050B-CTLFireability-2023-12 392576 m, 15099 m/sec, 2449856 t fired, .
[[35mlola[0m][.] 87 EF STEQ 968/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 30/234 25/2000 ShieldRVs-PT-050B-CTLFireability-2024-09 2364724 m, 69604 m/sec, 2413979 t fired, .
[[35mlola[0m][.] 41 CTL EXCL 30/214 3/5 ShieldRVs-PT-050B-CTLFireability-2023-12 460767 m, 13638 m/sec, 2932070 t fired, .
[[35mlola[0m][.] 87 EF STEQ 973/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2398486
[[35mlola[0m][I] fired transitions : 2453058
[[35mlola[0m][I] time used : 30
[[35mlola[0m][I] memory pages used : 25
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/234 3/5 ShieldRVs-PT-050B-CTLFireability-2023-12 528443 m, 13535 m/sec, 3416967 t fired, .
[[35mlola[0m][.] 87 EF STEQ 978/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/234 4/5 ShieldRVs-PT-050B-CTLFireability-2023-12 601671 m, 14645 m/sec, 3902136 t fired, .
[[35mlola[0m][.] 87 EF STEQ 983/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/234 4/5 ShieldRVs-PT-050B-CTLFireability-2023-12 673543 m, 14374 m/sec, 4388708 t fired, .
[[35mlola[0m][.] 87 EF STEQ 988/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/234 4/5 ShieldRVs-PT-050B-CTLFireability-2023-12 747301 m, 14751 m/sec, 4876076 t fired, .
[[35mlola[0m][.] 87 EF STEQ 993/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/234 5/5 ShieldRVs-PT-050B-CTLFireability-2023-12 815947 m, 13729 m/sec, 5364031 t fired, .
[[35mlola[0m][.] 87 EF STEQ 998/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/234 5/5 ShieldRVs-PT-050B-CTLFireability-2023-12 882829 m, 13376 m/sec, 5852065 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1003/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 1008/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldRVs-PT-050B-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 251 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 5/251 5/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 230414 m, 46082 m/sec, 644699 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1013/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 10/251 8/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 362450 m, 26407 m/sec, 1110651 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1018/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 15/251 10/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 502616 m, 28033 m/sec, 1574809 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1023/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 20/251 13/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 648292 m, 29135 m/sec, 2043250 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1028/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 25/251 15/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 781692 m, 26680 m/sec, 2503329 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1033/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 30/251 18/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 903959 m, 24453 m/sec, 2961849 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1038/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 35/251 21/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 1052363 m, 29680 m/sec, 3456778 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1043/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 40/251 26/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 1327606 m, 55048 m/sec, 4311868 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1048/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 45/251 31/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 1591648 m, 52808 m/sec, 5242420 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1053/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 50/251 36/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 1846787 m, 51027 m/sec, 6173457 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1058/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 55/251 40/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 2094699 m, 49582 m/sec, 7102572 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1063/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 60/251 44/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 2321323 m, 45324 m/sec, 8025322 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1068/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 65/251 49/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 2569687 m, 49672 m/sec, 8851843 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1073/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 70/251 54/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 2817857 m, 49634 m/sec, 9660089 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1078/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 75/251 60/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 3113606 m, 59149 m/sec, 10583572 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1083/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 80/251 65/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 3380656 m, 53410 m/sec, 11514565 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1088/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 85/251 70/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 3635545 m, 50977 m/sec, 12438616 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1093/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 90/251 74/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 3844904 m, 41871 m/sec, 13185844 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1098/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 95/251 78/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 4047313 m, 40481 m/sec, 13856979 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1103/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 100/251 81/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 4192247 m, 28986 m/sec, 14430270 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1108/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 105/251 84/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 4372300 m, 36010 m/sec, 15109938 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1113/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 110/251 88/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 4605802 m, 46700 m/sec, 15981052 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1118/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 115/251 92/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 4785056 m, 35850 m/sec, 16650605 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1123/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 120/251 96/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 5036124 m, 50213 m/sec, 17572427 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1128/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 125/251 101/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 5270454 m, 46866 m/sec, 18474886 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1133/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 130/251 104/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 5427801 m, 31469 m/sec, 19103632 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1138/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 135/251 108/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 5647778 m, 43995 m/sec, 20024108 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1143/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 140/251 112/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 5881926 m, 46829 m/sec, 20884513 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1148/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 145/251 116/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 6084806 m, 40576 m/sec, 21506285 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1153/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 150/251 121/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 6317114 m, 46461 m/sec, 22297090 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1158/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 155/251 124/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 6493779 m, 35333 m/sec, 22915735 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1163/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 160/251 127/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 6624339 m, 26112 m/sec, 23379008 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1168/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 165/251 129/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 6747204 m, 24573 m/sec, 23849455 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1173/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 170/251 132/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 6884507 m, 27460 m/sec, 24312499 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1178/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 175/251 135/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7023703 m, 27839 m/sec, 24775031 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1183/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 180/251 137/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7156761 m, 26611 m/sec, 25223884 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1188/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 185/251 140/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7281330 m, 24913 m/sec, 25677375 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1193/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 190/251 143/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7439545 m, 31643 m/sec, 26230662 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1198/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 195/251 145/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7575450 m, 27181 m/sec, 26679369 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1203/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 200/251 150/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7817419 m, 48393 m/sec, 27544845 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1208/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 205/251 153/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 7992254 m, 34967 m/sec, 28181194 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1213/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 210/251 157/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 8209505 m, 43450 m/sec, 29025999 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1218/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 215/251 159/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 8315693 m, 21237 m/sec, 29501768 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1223/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 220/251 161/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 8424081 m, 21677 m/sec, 29949930 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1228/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 225/251 164/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 8590452 m, 33274 m/sec, 30637167 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1233/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 230/251 168/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 8817908 m, 45491 m/sec, 31480761 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1238/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 235/251 172/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 9035461 m, 43510 m/sec, 32340569 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1243/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 240/251 176/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 9238837 m, 40675 m/sec, 33120642 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1248/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 245/251 180/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 9407989 m, 33830 m/sec, 33783066 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1253/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 250/251 182/2000 ShieldRVs-PT-050B-CTLFireability-2024-04 9520940 m, 22590 m/sec, 34226263 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1258/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 1263/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 ShieldRVs-PT-050B-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 250 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldRVs-PT-050B-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2255 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2158
[[35mlola[0m][I] fired transitions : 2157
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-14: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 1268/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 46 ShieldRVs-PT-050B-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 708
[[35mlola[0m][I] fired transitions : 707
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 3 ShieldRVs-PT-050B-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 321 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 5/321 3/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 809386 m, 161877 m/sec, 2045140 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1273/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 10/321 6/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 1650096 m, 168142 m/sec, 4095028 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1278/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 15/321 9/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 2410823 m, 152145 m/sec, 6106388 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1283/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 20/321 12/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 3165488 m, 150933 m/sec, 8099579 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1288/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 25/321 14/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 3935230 m, 153948 m/sec, 10101861 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1293/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 30/321 17/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 4753536 m, 163661 m/sec, 12113736 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1298/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 35/321 20/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 5600554 m, 169403 m/sec, 14111850 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1303/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 40/321 23/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 6401587 m, 160206 m/sec, 16101887 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1308/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 45/321 26/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 7116817 m, 143046 m/sec, 17983128 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1313/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 50/321 29/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 7905457 m, 157728 m/sec, 19978915 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1318/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 55/321 31/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 8666981 m, 152304 m/sec, 21986531 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1323/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 60/321 34/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 9417359 m, 150075 m/sec, 23989187 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1328/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 65/321 37/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 10141757 m, 144879 m/sec, 25955580 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1333/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 70/321 39/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 10816134 m, 134875 m/sec, 27949030 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1338/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 75/321 41/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 11525626 m, 141898 m/sec, 29910836 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1343/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 80/321 44/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 12266966 m, 148268 m/sec, 31895985 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1348/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 85/321 47/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 13028570 m, 152320 m/sec, 33898249 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1353/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 90/321 50/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 13815469 m, 157379 m/sec, 35886699 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1358/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 95/321 52/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 14568531 m, 150612 m/sec, 37881927 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1363/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 100/321 55/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 15275248 m, 141343 m/sec, 39860850 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1368/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 105/321 57/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 16002111 m, 145372 m/sec, 41807597 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1373/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 110/321 60/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 16798885 m, 159354 m/sec, 43788985 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1378/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 115/321 63/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 17612262 m, 162675 m/sec, 45786498 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1383/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 120/321 66/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 18442210 m, 165989 m/sec, 47768040 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1388/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 125/321 69/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 19210901 m, 153738 m/sec, 49745957 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1393/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 130/321 72/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 19984319 m, 154683 m/sec, 51709034 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1398/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 135/321 74/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 20739310 m, 150998 m/sec, 53653104 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1403/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 140/321 77/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 21589612 m, 170060 m/sec, 55657071 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1408/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 145/321 80/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 22445141 m, 171105 m/sec, 57643841 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1413/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 150/321 83/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 23271017 m, 165175 m/sec, 59605318 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1418/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 155/321 86/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 24067140 m, 159224 m/sec, 61579929 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1423/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 160/321 89/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 24823734 m, 151318 m/sec, 63487219 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1428/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 165/321 92/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 25612441 m, 157741 m/sec, 65424603 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1433/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 170/321 94/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 26390560 m, 155623 m/sec, 67390732 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1438/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 175/321 97/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 27145618 m, 151011 m/sec, 69373000 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1443/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 180/321 100/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 27934302 m, 157736 m/sec, 71360583 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1448/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 185/321 102/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 28669684 m, 147076 m/sec, 73348342 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1453/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 190/321 105/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 29380773 m, 142217 m/sec, 75325556 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1458/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 195/321 108/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 30114896 m, 146824 m/sec, 77281271 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1463/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 200/321 110/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 30911245 m, 159269 m/sec, 79287379 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1468/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 205/321 113/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 31699239 m, 157598 m/sec, 81291630 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1473/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 210/321 116/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 32506032 m, 161358 m/sec, 83276138 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1478/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 215/321 119/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 33285157 m, 155825 m/sec, 85259650 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1483/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 220/321 121/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 34013346 m, 145637 m/sec, 87236010 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1488/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 225/321 124/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 34786759 m, 154682 m/sec, 89202136 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1493/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 230/321 127/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 35526615 m, 147971 m/sec, 91159143 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1498/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 235/321 129/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 36255775 m, 145832 m/sec, 93169511 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1503/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 240/321 132/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 37026627 m, 154170 m/sec, 95176793 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1508/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 245/321 135/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 37741211 m, 142916 m/sec, 97172579 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1513/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 250/321 137/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 38422291 m, 136216 m/sec, 99152633 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1518/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 704
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 255/321 140/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 39120800 m, 139701 m/sec, 101111431 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1523/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 260/321 142/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 39894113 m, 154662 m/sec, 103131331 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1528/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 265/321 145/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 40688780 m, 158933 m/sec, 105131049 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1533/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 270/321 148/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 41453550 m, 152954 m/sec, 107114200 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1538/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 275/321 150/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 42165739 m, 142437 m/sec, 109104595 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1543/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 280/321 153/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 42907146 m, 148281 m/sec, 111076019 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1548/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 285/321 156/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 43619484 m, 142467 m/sec, 113027727 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1553/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 290/321 158/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 44295028 m, 135108 m/sec, 115009921 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1558/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 295/321 160/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 45006504 m, 142295 m/sec, 116985618 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1563/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 300/321 163/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 45669687 m, 132636 m/sec, 118950468 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1568/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 305/321 165/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 46289908 m, 124044 m/sec, 120910708 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1573/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 769
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 310/321 167/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 46952199 m, 132458 m/sec, 122854108 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1578/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 315/321 170/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 47638305 m, 137221 m/sec, 124812930 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1583/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 781
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EG EXCL 320/321 172/2000 ShieldRVs-PT-050B-CTLFireability-2024-01 48341530 m, 140645 m/sec, 126795633 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1588/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 68 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 87 EF STEQ 1593/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 793
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 34 ShieldRVs-PT-050B-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 320 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 3 ShieldRVs-PT-050B-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 1925 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 5/320 3/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 482721 m, 96544 m/sec, 1121040 t fired, .
[[35mlola[0m][.] 68 EG EXCL 5/1925 2/5 ShieldRVs-PT-050B-CTLFireability-2024-01 523099 m, -9563686 m/sec, 1288603 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1598/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 10/320 7/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 986197 m, 100695 m/sec, 2365323 t fired, .
[[35mlola[0m][.] 68 EG EXCL 10/275 4/5 ShieldRVs-PT-050B-CTLFireability-2024-01 1107811 m, 116942 m/sec, 2762693 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1603/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 811
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 68 (type EXCL) for ShieldRVs-PT-050B-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 15/320 10/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 1498821 m, 102524 m/sec, 3670402 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1608/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 815
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 20/320 13/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 1990421 m, 98320 m/sec, 4972246 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1613/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 821
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 25/320 16/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 2485076 m, 98931 m/sec, 6268685 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1618/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 829
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 30/320 19/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 2978299 m, 98644 m/sec, 7553800 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1623/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 836
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 35/320 22/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 3461082 m, 96556 m/sec, 8790024 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1628/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 845
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 40/320 25/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 3959399 m, 99663 m/sec, 10051022 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1633/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 853
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 45/320 28/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 4516467 m, 111413 m/sec, 11505477 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1638/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 860
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 50/320 32/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 5054310 m, 107568 m/sec, 12871055 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1643/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 869
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 55/320 35/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 5535653 m, 96268 m/sec, 14208982 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1648/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 876
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 60/320 37/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 5940201 m, 80909 m/sec, 15408253 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1653/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 883
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 65/320 40/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 6432158 m, 98391 m/sec, 16738059 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1658/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 891
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 70/320 43/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 6893851 m, 92338 m/sec, 17993555 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1663/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 899
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 75/320 46/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 7397522 m, 100734 m/sec, 19351142 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1668/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 907
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 80/320 49/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 7925047 m, 105505 m/sec, 20713663 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1673/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 914
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 85/320 52/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 8426165 m, 100223 m/sec, 21991153 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1678/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 922
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 90/320 56/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 8961160 m, 106999 m/sec, 23301518 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1683/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 932
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 95/320 59/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 9475632 m, 102894 m/sec, 24617144 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1688/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 939
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 100/320 62/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 9924585 m, 89790 m/sec, 25764274 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1693/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 948
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 105/320 64/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 10395581 m, 94199 m/sec, 27047140 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1698/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 956
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 110/320 68/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 10913440 m, 103571 m/sec, 28351259 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1703/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 965
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 115/320 71/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 11467435 m, 110799 m/sec, 29751590 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1708/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 973
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 120/320 74/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 12035344 m, 113581 m/sec, 31135400 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1713/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 982
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 125/320 78/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 12586100 m, 110151 m/sec, 32426317 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1718/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 991
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 130/320 81/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 13133681 m, 109516 m/sec, 33760652 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1723/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 999
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 135/320 85/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 13698069 m, 112877 m/sec, 35129402 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1728/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 1008
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 140/320 88/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 14205880 m, 101562 m/sec, 36458459 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1733/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 1016
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 145/320 91/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 14711089 m, 101041 m/sec, 37713116 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1738/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 1025
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 150/320 94/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 15273262 m, 112434 m/sec, 39073816 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1743/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 1033
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 155/320 97/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 15750016 m, 95350 m/sec, 40267078 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1748/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 1042
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 160/320 101/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 16281775 m, 106351 m/sec, 41599163 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1753/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 1050
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 165/320 104/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 16769892 m, 97623 m/sec, 42874328 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1758/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 1058
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 170/320 106/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 17205350 m, 87091 m/sec, 44059907 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1763/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 1064
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 175/320 109/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 17654706 m, 89871 m/sec, 45231400 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1768/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 1072
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 180/320 112/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 18181543 m, 105367 m/sec, 46563036 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1773/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 1079
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 185/320 115/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 18667153 m, 97122 m/sec, 47833756 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1778/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 1087
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 190/320 118/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 19148632 m, 96295 m/sec, 49163722 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1783/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 1095
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-050B-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-05: EF true state space[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-050B-CTLFireability-2023-14: EG true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-01: DISJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-06: AXAF 0 0 1 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-10: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2024-11: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-050B-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 EFEG EXCL 198/320 119/2000 ShieldRVs-PT-050B-CTLFireability-2024-10 19307844 m, 31842 m/sec, 49594933 t fired, .
[[35mlola[0m][.] 87 EF STEQ 1791/3518 0/5 ShieldRVs-PT-050B-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 1097
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-050B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-050B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764300858"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-050B.tgz
mv ShieldRVs-PT-050B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;