About the Execution of LoLA for ShieldRVs-PT-040A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.224 | 2074241.00 | 2114035.00 | 6750.30 | ??T???????F???T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764300835.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-040A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764300835
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 664K
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Apr 12 18:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 12 18:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Apr 12 17:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Apr 12 17:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 256K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-00
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-01
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-02
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-03
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-04
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-05
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-06
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-07
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-08
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-09
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-10
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-11
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-12
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-13
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-14
FORMULA_NAME ShieldRVs-PT-040A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717183155235
FORMULA ShieldRVs-PT-040A-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-040A-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-040A-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717185229476
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 30 ShieldRVs-PT-040A-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for ShieldRVs-PT-040A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-31 19:21:37] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 6 ShieldRVs-PT-040A-LTLCardinality-02
[[35mlola[0m][I] time limit : 216 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 6 ShieldRVs-PT-040A-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for ShieldRVs-PT-040A-LTLCardinality-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ShieldRVs-PT-040A-LTLCardinality-14
[[35mlola[0m][I] time limit : 230 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-040A-LTLCardinality-07
[[35mlola[0m][I] time limit : 247 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 40 ShieldRVs-PT-040A-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 9 ShieldRVs-PT-040A-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for ShieldRVs-PT-040A-LTLCardinality-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/247 10/2000 ShieldRVs-PT-040A-LTLCardinality-07 1052998 m, 210599 m/sec, 2413381 t fired, .
[[35mlola[0m][.] 65 EF STEQ 5/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-12 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF STEQ 5/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/247 18/2000 ShieldRVs-PT-040A-LTLCardinality-07 2102780 m, 209956 m/sec, 5115126 t fired, .
[[35mlola[0m][.] 65 EF STEQ 10/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-12 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF STEQ 10/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/247 28/2000 ShieldRVs-PT-040A-LTLCardinality-07 3170316 m, 213507 m/sec, 7785701 t fired, .
[[35mlola[0m][.] 65 EF STEQ 15/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-12 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF STEQ 15/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/247 36/2000 ShieldRVs-PT-040A-LTLCardinality-07 4108910 m, 187718 m/sec, 10430974 t fired, .
[[35mlola[0m][.] 65 EF STEQ 20/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-12 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF STEQ 20/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/247 44/2000 ShieldRVs-PT-040A-LTLCardinality-07 5059534 m, 190124 m/sec, 13063967 t fired, .
[[35mlola[0m][.] 65 EF STEQ 25/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-12 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF STEQ 25/3458 0/5 ShieldRVs-PT-040A-LTLCardinality-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for ShieldRVs-PT-040A-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for ShieldRVs-PT-040A-LTLCardinality-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/247 53/2000 ShieldRVs-PT-040A-LTLCardinality-07 6146175 m, 217328 m/sec, 15786075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/247 62/2000 ShieldRVs-PT-040A-LTLCardinality-07 7219099 m, 214584 m/sec, 18528187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/247 71/2000 ShieldRVs-PT-040A-LTLCardinality-07 8253733 m, 206926 m/sec, 21231301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/247 80/2000 ShieldRVs-PT-040A-LTLCardinality-07 9281730 m, 205599 m/sec, 23933524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/247 88/2000 ShieldRVs-PT-040A-LTLCardinality-07 10276958 m, 199045 m/sec, 26628479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/247 96/2000 ShieldRVs-PT-040A-LTLCardinality-07 11190666 m, 182741 m/sec, 29300288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/247 104/2000 ShieldRVs-PT-040A-LTLCardinality-07 12097341 m, 181335 m/sec, 31975727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/247 113/2000 ShieldRVs-PT-040A-LTLCardinality-07 13194507 m, 219433 m/sec, 34607650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/247 123/2000 ShieldRVs-PT-040A-LTLCardinality-07 14295151 m, 220128 m/sec, 37135120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/247 131/2000 ShieldRVs-PT-040A-LTLCardinality-07 15316354 m, 204240 m/sec, 39679263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/247 140/2000 ShieldRVs-PT-040A-LTLCardinality-07 16291892 m, 195107 m/sec, 42262790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/247 147/2000 ShieldRVs-PT-040A-LTLCardinality-07 17140880 m, 169797 m/sec, 44834725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/247 154/2000 ShieldRVs-PT-040A-LTLCardinality-07 17943817 m, 160587 m/sec, 47481687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/247 163/2000 ShieldRVs-PT-040A-LTLCardinality-07 18995321 m, 210300 m/sec, 50067154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/247 171/2000 ShieldRVs-PT-040A-LTLCardinality-07 19954867 m, 191909 m/sec, 52718514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/247 180/2000 ShieldRVs-PT-040A-LTLCardinality-07 21003226 m, 209671 m/sec, 55320662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/247 188/2000 ShieldRVs-PT-040A-LTLCardinality-07 21964780 m, 192310 m/sec, 57981810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/247 197/2000 ShieldRVs-PT-040A-LTLCardinality-07 22953447 m, 197733 m/sec, 60609846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/247 205/2000 ShieldRVs-PT-040A-LTLCardinality-07 23948735 m, 199057 m/sec, 63265235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/247 213/2000 ShieldRVs-PT-040A-LTLCardinality-07 24815881 m, 173429 m/sec, 65933429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/247 221/2000 ShieldRVs-PT-040A-LTLCardinality-07 25810170 m, 198857 m/sec, 68593511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/247 228/2000 ShieldRVs-PT-040A-LTLCardinality-07 26671905 m, 172347 m/sec, 71281106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/247 237/2000 ShieldRVs-PT-040A-LTLCardinality-07 27699962 m, 205611 m/sec, 73995392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/247 245/2000 ShieldRVs-PT-040A-LTLCardinality-07 28621594 m, 184326 m/sec, 76691270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/247 253/2000 ShieldRVs-PT-040A-LTLCardinality-07 29583563 m, 192393 m/sec, 79353750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/247 261/2000 ShieldRVs-PT-040A-LTLCardinality-07 30478680 m, 179023 m/sec, 81962898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/247 268/2000 ShieldRVs-PT-040A-LTLCardinality-07 31270535 m, 158371 m/sec, 84619411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/247 276/2000 ShieldRVs-PT-040A-LTLCardinality-07 32218746 m, 189642 m/sec, 87256844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/247 283/2000 ShieldRVs-PT-040A-LTLCardinality-07 33112179 m, 178686 m/sec, 89918923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/247 292/2000 ShieldRVs-PT-040A-LTLCardinality-07 34081757 m, 193915 m/sec, 92622074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/247 300/2000 ShieldRVs-PT-040A-LTLCardinality-07 35001164 m, 183881 m/sec, 95312626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/247 307/2000 ShieldRVs-PT-040A-LTLCardinality-07 35919512 m, 183669 m/sec, 98002911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/247 315/2000 ShieldRVs-PT-040A-LTLCardinality-07 36850048 m, 186107 m/sec, 100785526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/247 323/2000 ShieldRVs-PT-040A-LTLCardinality-07 37678484 m, 165687 m/sec, 103480724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/247 330/2000 ShieldRVs-PT-040A-LTLCardinality-07 38557030 m, 175709 m/sec, 106206565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/247 337/2000 ShieldRVs-PT-040A-LTLCardinality-07 39421851 m, 172964 m/sec, 108847340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/247 346/2000 ShieldRVs-PT-040A-LTLCardinality-07 40401639 m, 195957 m/sec, 111271956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/247 354/2000 ShieldRVs-PT-040A-LTLCardinality-07 41339751 m, 187622 m/sec, 113767833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/247 362/2000 ShieldRVs-PT-040A-LTLCardinality-07 42275843 m, 187218 m/sec, 116263056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/247 369/2000 ShieldRVs-PT-040A-LTLCardinality-07 43128514 m, 170534 m/sec, 118828334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 230/247 376/2000 ShieldRVs-PT-040A-LTLCardinality-07 43900568 m, 154410 m/sec, 121429375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 235/247 382/2000 ShieldRVs-PT-040A-LTLCardinality-07 44627495 m, 145385 m/sec, 124075356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 240/247 390/2000 ShieldRVs-PT-040A-LTLCardinality-07 45565104 m, 187521 m/sec, 126655941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 245/247 397/2000 ShieldRVs-PT-040A-LTLCardinality-07 46430831 m, 173145 m/sec, 129280953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 ShieldRVs-PT-040A-LTLCardinality-13
[[35mlola[0m][I] time limit : 246 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-040A-LTLCardinality-07
[[35mlola[0m][I] time limit : 3208 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 ShieldRVs-PT-040A-LTLCardinality-13
[[35mlola[0m][I] time limit : 266 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3454
[[35mlola[0m][I] fired transitions : 3454
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldRVs-PT-040A-LTLCardinality-11
[[35mlola[0m][I] time limit : 291 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3454
[[35mlola[0m][I] fired transitions : 3454
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ShieldRVs-PT-040A-LTLCardinality-09
[[35mlola[0m][I] time limit : 320 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3454
[[35mlola[0m][I] fired transitions : 3454
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ShieldRVs-PT-040A-LTLCardinality-08
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-040A-LTLCardinality-05
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/400 4/2000 ShieldRVs-PT-040A-LTLCardinality-05 437051 m, 87410 m/sec, 3520049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/400 7/2000 ShieldRVs-PT-040A-LTLCardinality-05 820230 m, 76635 m/sec, 7047447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/400 10/2000 ShieldRVs-PT-040A-LTLCardinality-05 1181588 m, 72271 m/sec, 10564435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/400 13/2000 ShieldRVs-PT-040A-LTLCardinality-05 1547663 m, 73215 m/sec, 14086241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/400 16/2000 ShieldRVs-PT-040A-LTLCardinality-05 1898134 m, 70094 m/sec, 17570183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/400 19/2000 ShieldRVs-PT-040A-LTLCardinality-05 2236195 m, 67612 m/sec, 21049471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/400 22/2000 ShieldRVs-PT-040A-LTLCardinality-05 2551890 m, 63139 m/sec, 24522888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/400 25/2000 ShieldRVs-PT-040A-LTLCardinality-05 2902767 m, 70175 m/sec, 27994403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/400 27/2000 ShieldRVs-PT-040A-LTLCardinality-05 3249549 m, 69356 m/sec, 31466239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/400 30/2000 ShieldRVs-PT-040A-LTLCardinality-05 3587388 m, 67567 m/sec, 34937537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/400 33/2000 ShieldRVs-PT-040A-LTLCardinality-05 3899643 m, 62451 m/sec, 38408389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/400 35/2000 ShieldRVs-PT-040A-LTLCardinality-05 4228453 m, 65762 m/sec, 41872620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/400 38/2000 ShieldRVs-PT-040A-LTLCardinality-05 4541962 m, 62701 m/sec, 45319152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/400 41/2000 ShieldRVs-PT-040A-LTLCardinality-05 4845044 m, 60616 m/sec, 48756365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/400 43/2000 ShieldRVs-PT-040A-LTLCardinality-05 5132180 m, 57427 m/sec, 52183585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/400 46/2000 ShieldRVs-PT-040A-LTLCardinality-05 5443975 m, 62359 m/sec, 55623699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/400 48/2000 ShieldRVs-PT-040A-LTLCardinality-05 5802505 m, 71706 m/sec, 59106222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/400 51/2000 ShieldRVs-PT-040A-LTLCardinality-05 6139713 m, 67441 m/sec, 62579402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/400 54/2000 ShieldRVs-PT-040A-LTLCardinality-05 6462554 m, 64568 m/sec, 66049846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/400 57/2000 ShieldRVs-PT-040A-LTLCardinality-05 6782050 m, 63899 m/sec, 69512695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/400 59/2000 ShieldRVs-PT-040A-LTLCardinality-05 7106234 m, 64836 m/sec, 72985694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/400 62/2000 ShieldRVs-PT-040A-LTLCardinality-05 7410566 m, 60866 m/sec, 76439085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/400 64/2000 ShieldRVs-PT-040A-LTLCardinality-05 7705678 m, 59022 m/sec, 79884769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/400 66/2000 ShieldRVs-PT-040A-LTLCardinality-05 7976784 m, 54221 m/sec, 83297246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/400 69/2000 ShieldRVs-PT-040A-LTLCardinality-05 8312967 m, 67236 m/sec, 86755963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/400 72/2000 ShieldRVs-PT-040A-LTLCardinality-05 8616175 m, 60641 m/sec, 90198034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/400 74/2000 ShieldRVs-PT-040A-LTLCardinality-05 8923099 m, 61384 m/sec, 93648336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/400 77/2000 ShieldRVs-PT-040A-LTLCardinality-05 9204389 m, 56258 m/sec, 97066795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/400 79/2000 ShieldRVs-PT-040A-LTLCardinality-05 9498953 m, 58912 m/sec, 100491800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/400 81/2000 ShieldRVs-PT-040A-LTLCardinality-05 9784978 m, 57205 m/sec, 103921098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/400 84/2000 ShieldRVs-PT-040A-LTLCardinality-05 10061245 m, 55253 m/sec, 107341671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/400 86/2000 ShieldRVs-PT-040A-LTLCardinality-05 10328815 m, 53514 m/sec, 110752643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/400 88/2000 ShieldRVs-PT-040A-LTLCardinality-05 10579507 m, 50138 m/sec, 114136123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/400 91/2000 ShieldRVs-PT-040A-LTLCardinality-05 10932073 m, 70513 m/sec, 117577761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/400 94/2000 ShieldRVs-PT-040A-LTLCardinality-05 11268578 m, 67301 m/sec, 121018383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/400 96/2000 ShieldRVs-PT-040A-LTLCardinality-05 11604098 m, 67104 m/sec, 124471440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/400 99/2000 ShieldRVs-PT-040A-LTLCardinality-05 11912114 m, 61603 m/sec, 127918633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/400 102/2000 ShieldRVs-PT-040A-LTLCardinality-05 12244979 m, 66573 m/sec, 131376386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/400 104/2000 ShieldRVs-PT-040A-LTLCardinality-05 12553242 m, 61652 m/sec, 134813033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/400 107/2000 ShieldRVs-PT-040A-LTLCardinality-05 12857513 m, 60854 m/sec, 138259724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/400 109/2000 ShieldRVs-PT-040A-LTLCardinality-05 13143198 m, 57137 m/sec, 141693175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/400 112/2000 ShieldRVs-PT-040A-LTLCardinality-05 13447952 m, 60950 m/sec, 145120530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/400 114/2000 ShieldRVs-PT-040A-LTLCardinality-05 13766432 m, 63696 m/sec, 148565705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/400 117/2000 ShieldRVs-PT-040A-LTLCardinality-05 14070366 m, 60786 m/sec, 151997819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/400 119/2000 ShieldRVs-PT-040A-LTLCardinality-05 14363703 m, 58667 m/sec, 155437948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/400 122/2000 ShieldRVs-PT-040A-LTLCardinality-05 14637767 m, 54812 m/sec, 158842917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/400 124/2000 ShieldRVs-PT-040A-LTLCardinality-05 14933348 m, 59116 m/sec, 162262508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/400 126/2000 ShieldRVs-PT-040A-LTLCardinality-05 15214042 m, 56138 m/sec, 165665699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/400 129/2000 ShieldRVs-PT-040A-LTLCardinality-05 15490810 m, 55353 m/sec, 169071300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/400 131/2000 ShieldRVs-PT-040A-LTLCardinality-05 15750123 m, 51862 m/sec, 172461811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/400 133/2000 ShieldRVs-PT-040A-LTLCardinality-05 16024924 m, 54960 m/sec, 175860512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/400 136/2000 ShieldRVs-PT-040A-LTLCardinality-05 16352468 m, 65508 m/sec, 179327833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/400 138/2000 ShieldRVs-PT-040A-LTLCardinality-05 16655077 m, 60521 m/sec, 182776608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/400 141/2000 ShieldRVs-PT-040A-LTLCardinality-05 16954094 m, 59803 m/sec, 186230183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/400 143/2000 ShieldRVs-PT-040A-LTLCardinality-05 17229593 m, 55099 m/sec, 189656149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/400 145/2000 ShieldRVs-PT-040A-LTLCardinality-05 17534367 m, 60954 m/sec, 193112379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/400 148/2000 ShieldRVs-PT-040A-LTLCardinality-05 17817699 m, 56666 m/sec, 196547829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/400 150/2000 ShieldRVs-PT-040A-LTLCardinality-05 18092418 m, 54943 m/sec, 199969090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/400 152/2000 ShieldRVs-PT-040A-LTLCardinality-05 18358792 m, 53274 m/sec, 203379651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/400 154/2000 ShieldRVs-PT-040A-LTLCardinality-05 18610347 m, 50311 m/sec, 206774088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/400 157/2000 ShieldRVs-PT-040A-LTLCardinality-05 18909800 m, 59890 m/sec, 210213460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/400 159/2000 ShieldRVs-PT-040A-LTLCardinality-05 19192363 m, 56512 m/sec, 213646267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/400 162/2000 ShieldRVs-PT-040A-LTLCardinality-05 19471100 m, 55747 m/sec, 217078824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/400 164/2000 ShieldRVs-PT-040A-LTLCardinality-05 19733782 m, 52536 m/sec, 220518782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/400 166/2000 ShieldRVs-PT-040A-LTLCardinality-05 19992585 m, 51760 m/sec, 223938121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/400 168/2000 ShieldRVs-PT-040A-LTLCardinality-05 20263014 m, 54085 m/sec, 227364332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/400 170/2000 ShieldRVs-PT-040A-LTLCardinality-05 20518745 m, 51146 m/sec, 230772105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/400 172/2000 ShieldRVs-PT-040A-LTLCardinality-05 20773413 m, 50933 m/sec, 234178830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 345/400 174/2000 ShieldRVs-PT-040A-LTLCardinality-05 21015818 m, 48481 m/sec, 237568353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 350/400 176/2000 ShieldRVs-PT-040A-LTLCardinality-05 21240296 m, 44895 m/sec, 240929749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 355/400 179/2000 ShieldRVs-PT-040A-LTLCardinality-05 21620377 m, 76016 m/sec, 244407993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 360/400 182/2000 ShieldRVs-PT-040A-LTLCardinality-05 21955364 m, 66997 m/sec, 247844875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 365/400 185/2000 ShieldRVs-PT-040A-LTLCardinality-05 22284581 m, 65843 m/sec, 251286270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 370/400 187/2000 ShieldRVs-PT-040A-LTLCardinality-05 22583546 m, 59793 m/sec, 254696946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 375/400 190/2000 ShieldRVs-PT-040A-LTLCardinality-05 22915575 m, 66405 m/sec, 258128222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 380/400 192/2000 ShieldRVs-PT-040A-LTLCardinality-05 23215386 m, 59962 m/sec, 261539847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 385/400 195/2000 ShieldRVs-PT-040A-LTLCardinality-05 23519392 m, 60801 m/sec, 264955352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 390/400 197/2000 ShieldRVs-PT-040A-LTLCardinality-05 23798986 m, 55918 m/sec, 268346545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 395/400 200/2000 ShieldRVs-PT-040A-LTLCardinality-05 24112639 m, 62730 m/sec, 271754558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 400/400 202/2000 ShieldRVs-PT-040A-LTLCardinality-05 24423715 m, 62215 m/sec, 275165038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-040A-LTLCardinality-01
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-040A-LTLCardinality-05
[[35mlola[0m][I] time limit : 2798 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3720
[[35mlola[0m][I] fired transitions : 3724
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/399 4/5 ShieldRVs-PT-040A-LTLCardinality-05 438358 m, -4797071 m/sec, 3532628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-040A-LTLCardinality-00
[[35mlola[0m][I] time limit : 464 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/464 6/2000 ShieldRVs-PT-040A-LTLCardinality-00 734242 m, 146848 m/sec, 3323321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/464 11/2000 ShieldRVs-PT-040A-LTLCardinality-00 1339907 m, 121133 m/sec, 6508323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/464 16/2000 ShieldRVs-PT-040A-LTLCardinality-00 1927624 m, 117543 m/sec, 9674582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/464 21/2000 ShieldRVs-PT-040A-LTLCardinality-00 2528293 m, 120133 m/sec, 12925983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/464 25/2000 ShieldRVs-PT-040A-LTLCardinality-00 3081379 m, 110617 m/sec, 16101732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/464 30/2000 ShieldRVs-PT-040A-LTLCardinality-00 3644353 m, 112594 m/sec, 19136740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/464 35/2000 ShieldRVs-PT-040A-LTLCardinality-00 4273148 m, 125759 m/sec, 22102884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/464 40/2000 ShieldRVs-PT-040A-LTLCardinality-00 4845878 m, 114546 m/sec, 24984758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/464 44/2000 ShieldRVs-PT-040A-LTLCardinality-00 5410560 m, 112936 m/sec, 27810839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/464 48/2000 ShieldRVs-PT-040A-LTLCardinality-00 5855093 m, 88906 m/sec, 30528888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/464 52/2000 ShieldRVs-PT-040A-LTLCardinality-00 6372656 m, 103512 m/sec, 33435087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/464 56/2000 ShieldRVs-PT-040A-LTLCardinality-00 6880780 m, 101624 m/sec, 36266979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/464 59/2000 ShieldRVs-PT-040A-LTLCardinality-00 7292608 m, 82365 m/sec, 39007075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/464 63/2000 ShieldRVs-PT-040A-LTLCardinality-00 7784004 m, 98279 m/sec, 41752890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/464 67/2000 ShieldRVs-PT-040A-LTLCardinality-00 8292717 m, 101742 m/sec, 44431741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/464 71/2000 ShieldRVs-PT-040A-LTLCardinality-00 8760382 m, 93533 m/sec, 47219030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/464 75/2000 ShieldRVs-PT-040A-LTLCardinality-00 9241428 m, 96209 m/sec, 50025239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/464 78/2000 ShieldRVs-PT-040A-LTLCardinality-00 9696829 m, 91080 m/sec, 52751387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/464 82/2000 ShieldRVs-PT-040A-LTLCardinality-00 10138029 m, 88240 m/sec, 55507731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/464 85/2000 ShieldRVs-PT-040A-LTLCardinality-00 10575532 m, 87500 m/sec, 58357597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/464 89/2000 ShieldRVs-PT-040A-LTLCardinality-00 11079523 m, 100798 m/sec, 61228542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/464 94/2000 ShieldRVs-PT-040A-LTLCardinality-00 11624948 m, 109085 m/sec, 64123869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/464 98/2000 ShieldRVs-PT-040A-LTLCardinality-00 12132426 m, 101495 m/sec, 66950956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/464 102/2000 ShieldRVs-PT-040A-LTLCardinality-00 12627725 m, 99059 m/sec, 69700648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/464 105/2000 ShieldRVs-PT-040A-LTLCardinality-00 13052938 m, 85042 m/sec, 72378013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/464 109/2000 ShieldRVs-PT-040A-LTLCardinality-00 13476151 m, 84642 m/sec, 75105446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/464 112/2000 ShieldRVs-PT-040A-LTLCardinality-00 13926438 m, 90057 m/sec, 77889298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/464 116/2000 ShieldRVs-PT-040A-LTLCardinality-00 14349794 m, 84671 m/sec, 80630814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/464 119/2000 ShieldRVs-PT-040A-LTLCardinality-00 14712704 m, 72582 m/sec, 83320414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/464 123/2000 ShieldRVs-PT-040A-LTLCardinality-00 15255485 m, 108556 m/sec, 86280441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/464 127/2000 ShieldRVs-PT-040A-LTLCardinality-00 15764332 m, 101769 m/sec, 89229152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/464 131/2000 ShieldRVs-PT-040A-LTLCardinality-00 16304514 m, 108036 m/sec, 92231634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/464 136/2000 ShieldRVs-PT-040A-LTLCardinality-00 16848294 m, 108756 m/sec, 95153260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/464 139/2000 ShieldRVs-PT-040A-LTLCardinality-00 17304737 m, 91288 m/sec, 97999349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/464 143/2000 ShieldRVs-PT-040A-LTLCardinality-00 17730470 m, 85146 m/sec, 100772432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/464 147/2000 ShieldRVs-PT-040A-LTLCardinality-00 18255012 m, 104908 m/sec, 103832115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/464 151/2000 ShieldRVs-PT-040A-LTLCardinality-00 18721286 m, 93254 m/sec, 106755622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/464 154/2000 ShieldRVs-PT-040A-LTLCardinality-00 19158726 m, 87488 m/sec, 109676382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/464 158/2000 ShieldRVs-PT-040A-LTLCardinality-00 19589010 m, 86056 m/sec, 112624465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/464 161/2000 ShieldRVs-PT-040A-LTLCardinality-00 20067545 m, 95707 m/sec, 115617766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/464 165/2000 ShieldRVs-PT-040A-LTLCardinality-00 20539231 m, 94337 m/sec, 118437883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/464 169/2000 ShieldRVs-PT-040A-LTLCardinality-00 20976680 m, 87489 m/sec, 121212225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/464 172/2000 ShieldRVs-PT-040A-LTLCardinality-00 21403383 m, 85340 m/sec, 123972683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/464 176/2000 ShieldRVs-PT-040A-LTLCardinality-00 21878903 m, 95104 m/sec, 126786739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/464 180/2000 ShieldRVs-PT-040A-LTLCardinality-00 22329962 m, 90211 m/sec, 129495517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/464 183/2000 ShieldRVs-PT-040A-LTLCardinality-00 22721040 m, 78215 m/sec, 132154201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/464 186/2000 ShieldRVs-PT-040A-LTLCardinality-00 23105200 m, 76832 m/sec, 134813031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/464 189/2000 ShieldRVs-PT-040A-LTLCardinality-00 23516251 m, 82210 m/sec, 137624203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/464 193/2000 ShieldRVs-PT-040A-LTLCardinality-00 23949486 m, 86647 m/sec, 140397844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/464 195/2000 ShieldRVs-PT-040A-LTLCardinality-00 24311493 m, 72401 m/sec, 143088118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/464 199/2000 ShieldRVs-PT-040A-LTLCardinality-00 24700343 m, 77770 m/sec, 145832398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/464 202/2000 ShieldRVs-PT-040A-LTLCardinality-00 25070211 m, 73973 m/sec, 148598429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/464 205/2000 ShieldRVs-PT-040A-LTLCardinality-00 25476878 m, 81333 m/sec, 151429975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/464 209/2000 ShieldRVs-PT-040A-LTLCardinality-00 25947383 m, 94101 m/sec, 154068746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/464 213/2000 ShieldRVs-PT-040A-LTLCardinality-00 26493887 m, 109300 m/sec, 156628158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/464 217/2000 ShieldRVs-PT-040A-LTLCardinality-00 27050542 m, 111331 m/sec, 159145997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/464 222/2000 ShieldRVs-PT-040A-LTLCardinality-00 27572369 m, 104365 m/sec, 161724536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/464 226/2000 ShieldRVs-PT-040A-LTLCardinality-00 28110337 m, 107593 m/sec, 164354033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/464 230/2000 ShieldRVs-PT-040A-LTLCardinality-00 28596146 m, 97161 m/sec, 166972034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/464 234/2000 ShieldRVs-PT-040A-LTLCardinality-00 29081575 m, 97085 m/sec, 169685545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/464 238/2000 ShieldRVs-PT-040A-LTLCardinality-00 29602894 m, 104263 m/sec, 172286078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/464 242/2000 ShieldRVs-PT-040A-LTLCardinality-00 30067497 m, 92920 m/sec, 174855678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/464 246/2000 ShieldRVs-PT-040A-LTLCardinality-00 30574716 m, 101443 m/sec, 177368105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/464 249/2000 ShieldRVs-PT-040A-LTLCardinality-00 31033730 m, 91802 m/sec, 179909192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/464 253/2000 ShieldRVs-PT-040A-LTLCardinality-00 31509485 m, 95151 m/sec, 182484096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/464 257/2000 ShieldRVs-PT-040A-LTLCardinality-00 31935320 m, 85167 m/sec, 184995716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/464 260/2000 ShieldRVs-PT-040A-LTLCardinality-00 32320901 m, 77116 m/sec, 187472496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/464 263/2000 ShieldRVs-PT-040A-LTLCardinality-00 32767401 m, 89300 m/sec, 190032714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/464 267/2000 ShieldRVs-PT-040A-LTLCardinality-00 33235162 m, 93552 m/sec, 192364228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/464 271/2000 ShieldRVs-PT-040A-LTLCardinality-00 33685949 m, 90157 m/sec, 194757699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/464 274/2000 ShieldRVs-PT-040A-LTLCardinality-00 34145820 m, 91974 m/sec, 197122150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/464 278/2000 ShieldRVs-PT-040A-LTLCardinality-00 34592932 m, 89422 m/sec, 199601684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/464 282/2000 ShieldRVs-PT-040A-LTLCardinality-00 35050808 m, 91575 m/sec, 202131797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/464 285/2000 ShieldRVs-PT-040A-LTLCardinality-00 35496762 m, 89190 m/sec, 204773571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/464 288/2000 ShieldRVs-PT-040A-LTLCardinality-00 35904642 m, 81576 m/sec, 207380506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/464 292/2000 ShieldRVs-PT-040A-LTLCardinality-00 36379277 m, 94927 m/sec, 209918554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/464 296/2000 ShieldRVs-PT-040A-LTLCardinality-00 36836826 m, 91509 m/sec, 212308413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/464 300/2000 ShieldRVs-PT-040A-LTLCardinality-00 37303921 m, 93419 m/sec, 214705673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/464 303/2000 ShieldRVs-PT-040A-LTLCardinality-00 37754183 m, 90052 m/sec, 217071533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/464 307/2000 ShieldRVs-PT-040A-LTLCardinality-00 38185606 m, 86284 m/sec, 219496224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/464 310/2000 ShieldRVs-PT-040A-LTLCardinality-00 38630270 m, 88932 m/sec, 221977076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/464 314/2000 ShieldRVs-PT-040A-LTLCardinality-00 39046592 m, 83264 m/sec, 224502870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/464 317/2000 ShieldRVs-PT-040A-LTLCardinality-00 39463146 m, 83310 m/sec, 227101748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/464 320/2000 ShieldRVs-PT-040A-LTLCardinality-00 39872913 m, 81953 m/sec, 229529482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 425/464 323/2000 ShieldRVs-PT-040A-LTLCardinality-00 40244655 m, 74348 m/sec, 231894503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 430/464 326/2000 ShieldRVs-PT-040A-LTLCardinality-00 40604236 m, 71916 m/sec, 234271839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 435/464 329/2000 ShieldRVs-PT-040A-LTLCardinality-00 40975038 m, 74160 m/sec, 236578195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 440/464 332/2000 ShieldRVs-PT-040A-LTLCardinality-00 41333200 m, 71632 m/sec, 238907930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 445/464 335/2000 ShieldRVs-PT-040A-LTLCardinality-00 41693361 m, 72032 m/sec, 241374195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 450/464 338/2000 ShieldRVs-PT-040A-LTLCardinality-00 42058575 m, 73042 m/sec, 243840440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 455/464 340/2000 ShieldRVs-PT-040A-LTLCardinality-00 42410471 m, 70379 m/sec, 246337482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 460/464 343/2000 ShieldRVs-PT-040A-LTLCardinality-00 42737944 m, 65494 m/sec, 248850906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 9 ShieldRVs-PT-040A-LTLCardinality-03
[[35mlola[0m][I] time limit : 464 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-040A-LTLCardinality-00
[[35mlola[0m][I] time limit : 2323 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 531
[[35mlola[0m][I] fired transitions : 530
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 40 ShieldRVs-PT-040A-LTLCardinality-12
[[35mlola[0m][I] time limit : 579 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 5/579 5/2000 ShieldRVs-PT-040A-LTLCardinality-12 830606 m, 166121 m/sec, 1723518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 10/579 10/2000 ShieldRVs-PT-040A-LTLCardinality-12 1664178 m, 166714 m/sec, 3489491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 15/579 15/2000 ShieldRVs-PT-040A-LTLCardinality-12 2474552 m, 162074 m/sec, 5235956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 20/579 19/2000 ShieldRVs-PT-040A-LTLCardinality-12 3264887 m, 158067 m/sec, 6978736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 25/579 24/2000 ShieldRVs-PT-040A-LTLCardinality-12 4040290 m, 155080 m/sec, 8780274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 30/579 28/2000 ShieldRVs-PT-040A-LTLCardinality-12 4824985 m, 156939 m/sec, 10531490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 35/579 32/2000 ShieldRVs-PT-040A-LTLCardinality-12 5574717 m, 149946 m/sec, 12323488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 40/579 37/2000 ShieldRVs-PT-040A-LTLCardinality-12 6369762 m, 159009 m/sec, 14079586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 45/579 41/2000 ShieldRVs-PT-040A-LTLCardinality-12 7145496 m, 155146 m/sec, 15843786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 50/579 46/2000 ShieldRVs-PT-040A-LTLCardinality-12 7907894 m, 152479 m/sec, 17607101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 55/579 50/2000 ShieldRVs-PT-040A-LTLCardinality-12 8687959 m, 156013 m/sec, 19308044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 60/579 54/2000 ShieldRVs-PT-040A-LTLCardinality-12 9458526 m, 154113 m/sec, 21073511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 65/579 59/2000 ShieldRVs-PT-040A-LTLCardinality-12 10241145 m, 156523 m/sec, 22819866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 70/579 63/2000 ShieldRVs-PT-040A-LTLCardinality-12 11006055 m, 152982 m/sec, 24577973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 75/579 68/2000 ShieldRVs-PT-040A-LTLCardinality-12 11764964 m, 151781 m/sec, 26335430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 80/579 72/2000 ShieldRVs-PT-040A-LTLCardinality-12 12511336 m, 149274 m/sec, 28134098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 85/579 76/2000 ShieldRVs-PT-040A-LTLCardinality-12 13265655 m, 150863 m/sec, 29857949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 90/579 81/2000 ShieldRVs-PT-040A-LTLCardinality-12 14034764 m, 153821 m/sec, 31580289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 95/579 85/2000 ShieldRVs-PT-040A-LTLCardinality-12 14788918 m, 150830 m/sec, 33309797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 100/579 89/2000 ShieldRVs-PT-040A-LTLCardinality-12 15528499 m, 147916 m/sec, 35064581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 105/579 93/2000 ShieldRVs-PT-040A-LTLCardinality-12 16280295 m, 150359 m/sec, 36830403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 110/579 98/2000 ShieldRVs-PT-040A-LTLCardinality-12 17066604 m, 157261 m/sec, 38580788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 115/579 102/2000 ShieldRVs-PT-040A-LTLCardinality-12 17838262 m, 154331 m/sec, 40312384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 120/579 107/2000 ShieldRVs-PT-040A-LTLCardinality-12 18594171 m, 151181 m/sec, 41985606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 125/579 111/2000 ShieldRVs-PT-040A-LTLCardinality-12 19330269 m, 147219 m/sec, 43627471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 130/579 115/2000 ShieldRVs-PT-040A-LTLCardinality-12 20049565 m, 143859 m/sec, 45263448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 135/579 119/2000 ShieldRVs-PT-040A-LTLCardinality-12 20765488 m, 143184 m/sec, 46892711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 140/579 123/2000 ShieldRVs-PT-040A-LTLCardinality-12 21512399 m, 149382 m/sec, 48535957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 145/579 127/2000 ShieldRVs-PT-040A-LTLCardinality-12 22265872 m, 150694 m/sec, 50202923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 150/579 131/2000 ShieldRVs-PT-040A-LTLCardinality-12 23010967 m, 149019 m/sec, 51898476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 155/579 136/2000 ShieldRVs-PT-040A-LTLCardinality-12 23755771 m, 148960 m/sec, 53587492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 160/579 140/2000 ShieldRVs-PT-040A-LTLCardinality-12 24505342 m, 149914 m/sec, 55261196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 165/579 144/2000 ShieldRVs-PT-040A-LTLCardinality-12 25249172 m, 148766 m/sec, 56940438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 170/579 148/2000 ShieldRVs-PT-040A-LTLCardinality-12 25998913 m, 149948 m/sec, 58606525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 175/579 153/2000 ShieldRVs-PT-040A-LTLCardinality-12 26762948 m, 152807 m/sec, 60265220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 180/579 157/2000 ShieldRVs-PT-040A-LTLCardinality-12 27532745 m, 153959 m/sec, 61959869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 185/579 161/2000 ShieldRVs-PT-040A-LTLCardinality-12 28284420 m, 150335 m/sec, 63660092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 190/579 166/2000 ShieldRVs-PT-040A-LTLCardinality-12 29042465 m, 151609 m/sec, 65367503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 195/579 170/2000 ShieldRVs-PT-040A-LTLCardinality-12 29799465 m, 151400 m/sec, 67049045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 200/579 174/2000 ShieldRVs-PT-040A-LTLCardinality-12 30542991 m, 148705 m/sec, 68709964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 205/579 178/2000 ShieldRVs-PT-040A-LTLCardinality-12 31269081 m, 145218 m/sec, 70369654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 210/579 182/2000 ShieldRVs-PT-040A-LTLCardinality-12 31979859 m, 142155 m/sec, 72066822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 215/579 186/2000 ShieldRVs-PT-040A-LTLCardinality-12 32685480 m, 141124 m/sec, 73763559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 220/579 190/2000 ShieldRVs-PT-040A-LTLCardinality-12 33409112 m, 144726 m/sec, 75482478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 225/579 194/2000 ShieldRVs-PT-040A-LTLCardinality-12 34116394 m, 141456 m/sec, 77183243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 230/579 198/2000 ShieldRVs-PT-040A-LTLCardinality-12 34872866 m, 151294 m/sec, 78865777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 235/579 202/2000 ShieldRVs-PT-040A-LTLCardinality-12 35608340 m, 147094 m/sec, 80556069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 240/579 206/2000 ShieldRVs-PT-040A-LTLCardinality-12 36306322 m, 139596 m/sec, 82269944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 245/579 210/2000 ShieldRVs-PT-040A-LTLCardinality-12 37022334 m, 143202 m/sec, 83971094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 250/579 214/2000 ShieldRVs-PT-040A-LTLCardinality-12 37686544 m, 132842 m/sec, 85618137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 255/579 218/2000 ShieldRVs-PT-040A-LTLCardinality-12 38393209 m, 141333 m/sec, 87327096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 260/579 222/2000 ShieldRVs-PT-040A-LTLCardinality-12 39103803 m, 142118 m/sec, 89036152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 265/579 226/2000 ShieldRVs-PT-040A-LTLCardinality-12 39777630 m, 134765 m/sec, 90758623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 270/579 229/2000 ShieldRVs-PT-040A-LTLCardinality-12 40464512 m, 137376 m/sec, 92465894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 275/579 233/2000 ShieldRVs-PT-040A-LTLCardinality-12 41167011 m, 140499 m/sec, 94191396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 280/579 237/2000 ShieldRVs-PT-040A-LTLCardinality-12 41843970 m, 135391 m/sec, 95913206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 285/579 241/2000 ShieldRVs-PT-040A-LTLCardinality-12 42551928 m, 141591 m/sec, 97632699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 290/579 245/2000 ShieldRVs-PT-040A-LTLCardinality-12 43297789 m, 149172 m/sec, 99318281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 295/579 249/2000 ShieldRVs-PT-040A-LTLCardinality-12 44005926 m, 141627 m/sec, 100999099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 300/579 253/2000 ShieldRVs-PT-040A-LTLCardinality-12 44713561 m, 141527 m/sec, 102670926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 305/579 257/2000 ShieldRVs-PT-040A-LTLCardinality-12 45428196 m, 142927 m/sec, 104365271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 310/579 261/2000 ShieldRVs-PT-040A-LTLCardinality-12 46159541 m, 146269 m/sec, 106065254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 315/579 265/2000 ShieldRVs-PT-040A-LTLCardinality-12 46886902 m, 145472 m/sec, 107761794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 320/579 269/2000 ShieldRVs-PT-040A-LTLCardinality-12 47569089 m, 136437 m/sec, 109460059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 325/579 273/2000 ShieldRVs-PT-040A-LTLCardinality-12 48286983 m, 143578 m/sec, 111169556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 330/579 277/2000 ShieldRVs-PT-040A-LTLCardinality-12 48998663 m, 142336 m/sec, 112876942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 335/579 281/2000 ShieldRVs-PT-040A-LTLCardinality-12 49685965 m, 137460 m/sec, 114617437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 340/579 285/2000 ShieldRVs-PT-040A-LTLCardinality-12 50379140 m, 138635 m/sec, 116365890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 345/579 289/2000 ShieldRVs-PT-040A-LTLCardinality-12 51126328 m, 149437 m/sec, 117982718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 350/579 293/2000 ShieldRVs-PT-040A-LTLCardinality-12 51867143 m, 148163 m/sec, 119608869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 355/579 297/2000 ShieldRVs-PT-040A-LTLCardinality-12 52604507 m, 147472 m/sec, 121236503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 360/579 301/2000 ShieldRVs-PT-040A-LTLCardinality-12 53328749 m, 144848 m/sec, 122901818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 365/579 305/2000 ShieldRVs-PT-040A-LTLCardinality-12 54016393 m, 137528 m/sec, 124537342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 370/579 309/2000 ShieldRVs-PT-040A-LTLCardinality-12 54790776 m, 154876 m/sec, 126155360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 375/579 313/2000 ShieldRVs-PT-040A-LTLCardinality-12 55518336 m, 145512 m/sec, 127788765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 380/579 317/2000 ShieldRVs-PT-040A-LTLCardinality-12 56230464 m, 142425 m/sec, 129453377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 385/579 321/2000 ShieldRVs-PT-040A-LTLCardinality-12 56945782 m, 143063 m/sec, 131094236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 390/579 325/2000 ShieldRVs-PT-040A-LTLCardinality-12 57665009 m, 143845 m/sec, 132715648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 395/579 329/2000 ShieldRVs-PT-040A-LTLCardinality-12 58394975 m, 145993 m/sec, 134375221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 400/579 333/2000 ShieldRVs-PT-040A-LTLCardinality-12 59099642 m, 140933 m/sec, 136044472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 405/579 337/2000 ShieldRVs-PT-040A-LTLCardinality-12 59783577 m, 136787 m/sec, 137698498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 410/579 341/2000 ShieldRVs-PT-040A-LTLCardinality-12 60470902 m, 137465 m/sec, 139346240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 415/579 345/2000 ShieldRVs-PT-040A-LTLCardinality-12 61238474 m, 153514 m/sec, 140961435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 420/579 349/2000 ShieldRVs-PT-040A-LTLCardinality-12 61929335 m, 138172 m/sec, 142580780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 425/579 353/2000 ShieldRVs-PT-040A-LTLCardinality-12 62643296 m, 142792 m/sec, 144213698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 430/579 357/2000 ShieldRVs-PT-040A-LTLCardinality-12 63369932 m, 145327 m/sec, 145839434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 435/579 361/2000 ShieldRVs-PT-040A-LTLCardinality-12 64104066 m, 146826 m/sec, 147462772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 440/579 365/2000 ShieldRVs-PT-040A-LTLCardinality-12 64826050 m, 144396 m/sec, 149074834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 445/579 369/2000 ShieldRVs-PT-040A-LTLCardinality-12 65518642 m, 138518 m/sec, 150706478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 450/579 373/2000 ShieldRVs-PT-040A-LTLCardinality-12 66205365 m, 137344 m/sec, 152327382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 455/579 377/2000 ShieldRVs-PT-040A-LTLCardinality-12 66916643 m, 142255 m/sec, 153976547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 460/579 381/2000 ShieldRVs-PT-040A-LTLCardinality-12 67614279 m, 139527 m/sec, 155670208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 465/579 385/2000 ShieldRVs-PT-040A-LTLCardinality-12 68374173 m, 151978 m/sec, 157376742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 470/579 389/2000 ShieldRVs-PT-040A-LTLCardinality-12 69138283 m, 152822 m/sec, 159107879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 475/579 393/2000 ShieldRVs-PT-040A-LTLCardinality-12 69799940 m, 132331 m/sec, 160835486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 480/579 397/2000 ShieldRVs-PT-040A-LTLCardinality-12 70462432 m, 132498 m/sec, 162546056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 485/579 400/2000 ShieldRVs-PT-040A-LTLCardinality-12 71128920 m, 133297 m/sec, 164280907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 490/579 404/2000 ShieldRVs-PT-040A-LTLCardinality-12 71795524 m, 133320 m/sec, 166002630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 495/579 408/2000 ShieldRVs-PT-040A-LTLCardinality-12 72496473 m, 140189 m/sec, 167702726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 500/579 412/2000 ShieldRVs-PT-040A-LTLCardinality-12 73145985 m, 129902 m/sec, 169333123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 505/579 415/2000 ShieldRVs-PT-040A-LTLCardinality-12 73834798 m, 137762 m/sec, 171004317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 510/579 419/2000 ShieldRVs-PT-040A-LTLCardinality-12 74534339 m, 139908 m/sec, 172673189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 515/579 423/2000 ShieldRVs-PT-040A-LTLCardinality-12 75229560 m, 139044 m/sec, 174337914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 520/579 427/2000 ShieldRVs-PT-040A-LTLCardinality-12 75938521 m, 141792 m/sec, 175960354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 525/579 431/2000 ShieldRVs-PT-040A-LTLCardinality-12 76690327 m, 150361 m/sec, 177525429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 530/579 435/2000 ShieldRVs-PT-040A-LTLCardinality-12 77420320 m, 145998 m/sec, 179122146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 535/579 439/2000 ShieldRVs-PT-040A-LTLCardinality-12 78171381 m, 150212 m/sec, 180721563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 540/579 443/2000 ShieldRVs-PT-040A-LTLCardinality-12 78891862 m, 144096 m/sec, 182325762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 545/579 447/2000 ShieldRVs-PT-040A-LTLCardinality-12 79615464 m, 144720 m/sec, 183934203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 550/579 451/2000 ShieldRVs-PT-040A-LTLCardinality-12 80308632 m, 138633 m/sec, 185550192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 555/579 455/2000 ShieldRVs-PT-040A-LTLCardinality-12 81049378 m, 148149 m/sec, 187230649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 560/579 460/2000 ShieldRVs-PT-040A-LTLCardinality-12 81806913 m, 151507 m/sec, 188864293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 565/579 464/2000 ShieldRVs-PT-040A-LTLCardinality-12 82557068 m, 150031 m/sec, 190494740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 570/579 468/2000 ShieldRVs-PT-040A-LTLCardinality-12 83293841 m, 147354 m/sec, 192122467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 575/579 472/2000 ShieldRVs-PT-040A-LTLCardinality-12 84012516 m, 143735 m/sec, 193790737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldRVs-PT-040A-LTLCardinality-15
[[35mlola[0m][I] time limit : 579 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 40 ShieldRVs-PT-040A-LTLCardinality-12
[[35mlola[0m][I] time limit : 1738 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 535
[[35mlola[0m][I] fired transitions : 536
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EG EXCL 5/579 5/5 ShieldRVs-PT-040A-LTLCardinality-12 826786 m, -16637146 m/sec, 1714356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 62 (type EXCL) for ShieldRVs-PT-040A-LTLCardinality-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVs-PT-040A-LTLCardinality-04
[[35mlola[0m][I] time limit : 864 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/864 3/2000 ShieldRVs-PT-040A-LTLCardinality-04 402606 m, 80521 m/sec, 2572877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/864 6/2000 ShieldRVs-PT-040A-LTLCardinality-04 790143 m, 77507 m/sec, 5167932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/864 9/2000 ShieldRVs-PT-040A-LTLCardinality-04 1150418 m, 72055 m/sec, 7713137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/864 12/2000 ShieldRVs-PT-040A-LTLCardinality-04 1501051 m, 70126 m/sec, 10333848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/864 14/2000 ShieldRVs-PT-040A-LTLCardinality-04 1853550 m, 70499 m/sec, 12906269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/864 17/2000 ShieldRVs-PT-040A-LTLCardinality-04 2230853 m, 75460 m/sec, 15540300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/864 20/2000 ShieldRVs-PT-040A-LTLCardinality-04 2588093 m, 71448 m/sec, 18148228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/864 22/2000 ShieldRVs-PT-040A-LTLCardinality-04 2944233 m, 71228 m/sec, 20829890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/864 25/2000 ShieldRVs-PT-040A-LTLCardinality-04 3311161 m, 73385 m/sec, 23437217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/864 28/2000 ShieldRVs-PT-040A-LTLCardinality-04 3695969 m, 76961 m/sec, 25957169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/864 31/2000 ShieldRVs-PT-040A-LTLCardinality-04 4094767 m, 79759 m/sec, 28537527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/864 33/2000 ShieldRVs-PT-040A-LTLCardinality-04 4475856 m, 76217 m/sec, 31167123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/864 36/2000 ShieldRVs-PT-040A-LTLCardinality-04 4849911 m, 74811 m/sec, 33762000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/864 39/2000 ShieldRVs-PT-040A-LTLCardinality-04 5233364 m, 76690 m/sec, 36315196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/864 42/2000 ShieldRVs-PT-040A-LTLCardinality-04 5609571 m, 75241 m/sec, 38944975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/864 44/2000 ShieldRVs-PT-040A-LTLCardinality-04 5967907 m, 71667 m/sec, 41516593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/864 47/2000 ShieldRVs-PT-040A-LTLCardinality-04 6345594 m, 75537 m/sec, 44126341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/864 50/2000 ShieldRVs-PT-040A-LTLCardinality-04 6717823 m, 74445 m/sec, 46800111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/864 52/2000 ShieldRVs-PT-040A-LTLCardinality-04 7074438 m, 71323 m/sec, 49486777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/864 55/2000 ShieldRVs-PT-040A-LTLCardinality-04 7461674 m, 77447 m/sec, 52100788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/864 58/2000 ShieldRVs-PT-040A-LTLCardinality-04 7843667 m, 76398 m/sec, 54600363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/864 61/2000 ShieldRVs-PT-040A-LTLCardinality-04 8214805 m, 74227 m/sec, 57127094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/864 64/2000 ShieldRVs-PT-040A-LTLCardinality-04 8583098 m, 73658 m/sec, 59677496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/864 66/2000 ShieldRVs-PT-040A-LTLCardinality-04 8942656 m, 71911 m/sec, 62340181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/864 69/2000 ShieldRVs-PT-040A-LTLCardinality-04 9298329 m, 71134 m/sec, 64952150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/864 71/2000 ShieldRVs-PT-040A-LTLCardinality-04 9652177 m, 70769 m/sec, 67541285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/864 74/2000 ShieldRVs-PT-040A-LTLCardinality-04 10004245 m, 70413 m/sec, 70134054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/864 77/2000 ShieldRVs-PT-040A-LTLCardinality-04 10363886 m, 71928 m/sec, 72746966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/864 79/2000 ShieldRVs-PT-040A-LTLCardinality-04 10705198 m, 68262 m/sec, 75290685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/864 82/2000 ShieldRVs-PT-040A-LTLCardinality-04 11044353 m, 67831 m/sec, 77895177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/864 84/2000 ShieldRVs-PT-040A-LTLCardinality-04 11396465 m, 70422 m/sec, 80544433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 162/864 86/2000 ShieldRVs-PT-040A-LTLCardinality-04 11704380 m, 61583 m/sec, 82903423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2034 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 167/864 89/2000 ShieldRVs-PT-040A-LTLCardinality-04 12044107 m, 67945 m/sec, 85559795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2039 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 172/864 91/2000 ShieldRVs-PT-040A-LTLCardinality-04 12296914 m, 50561 m/sec, 87582459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2044 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 178/864 91/2000 ShieldRVs-PT-040A-LTLCardinality-04 12330896 m, 6796 m/sec, 87854921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-03: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-040A-LTLCardinality-12: F 0 0 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 192/864 91/2000 ShieldRVs-PT-040A-LTLCardinality-04 12338297 m, 1480 m/sec, 87914749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-040A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-040A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764300835"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-040A.tgz
mv ShieldRVs-PT-040A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;