About the Execution of LoLA for ShieldRVs-PT-030A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1124942.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764200819.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-030A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764200819
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 668K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 18:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 12 18:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 17:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 12 17:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 191K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-00
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-01
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-02
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-03
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-04
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-05
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-06
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-07
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-08
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-09
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-10
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-11
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-12
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-13
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-14
FORMULA_NAME ShieldRVs-PT-030A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717180246238
BK_STOP 1717181371180
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 39 ShieldRVs-PT-030A-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-030A-LTLCardinality-05
[[35mlola[0m][I] time limit : 137 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for ShieldRVs-PT-030A-LTLCardinality-13
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 18:33:36] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1994
[[35mlola[0m][I] fired transitions : 1994
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-030A-LTLCardinality-07
[[35mlola[0m][I] time limit : 201 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 411
[[35mlola[0m][I] fired transitions : 412
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVs-PT-030A-LTLCardinality-03
[[35mlola[0m][I] time limit : 214 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 4/263 7/2000 ShieldRVs-PT-030A-LTLCardinality-03 917652 m, 183530 m/sec, 2022435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 9/263 15/2000 ShieldRVs-PT-030A-LTLCardinality-03 1960790 m, 208627 m/sec, 4234996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 14/263 22/2000 ShieldRVs-PT-030A-LTLCardinality-03 2976672 m, 203176 m/sec, 6468401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 19/263 29/2000 ShieldRVs-PT-030A-LTLCardinality-03 3911546 m, 186974 m/sec, 8489328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 24/263 37/2000 ShieldRVs-PT-030A-LTLCardinality-03 4907658 m, 199222 m/sec, 10685509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 29/263 44/2000 ShieldRVs-PT-030A-LTLCardinality-03 5812355 m, 180939 m/sec, 13040819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 34/263 51/2000 ShieldRVs-PT-030A-LTLCardinality-03 6730500 m, 183629 m/sec, 15364460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 39/263 57/2000 ShieldRVs-PT-030A-LTLCardinality-03 7636912 m, 181282 m/sec, 17543791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 44/263 64/2000 ShieldRVs-PT-030A-LTLCardinality-03 8549341 m, 182485 m/sec, 19765073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 49/263 71/2000 ShieldRVs-PT-030A-LTLCardinality-03 9421978 m, 174527 m/sec, 21889714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 54/263 76/2000 ShieldRVs-PT-030A-LTLCardinality-03 10191140 m, 153832 m/sec, 24101265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 59/263 83/2000 ShieldRVs-PT-030A-LTLCardinality-03 11033956 m, 168563 m/sec, 26313800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 64/263 89/2000 ShieldRVs-PT-030A-LTLCardinality-03 11856922 m, 164593 m/sec, 28567328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 69/263 95/2000 ShieldRVs-PT-030A-LTLCardinality-03 12692233 m, 167062 m/sec, 30801357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 74/263 102/2000 ShieldRVs-PT-030A-LTLCardinality-03 13541172 m, 169787 m/sec, 32968362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 79/263 107/2000 ShieldRVs-PT-030A-LTLCardinality-03 14293397 m, 150445 m/sec, 35146684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 84/263 113/2000 ShieldRVs-PT-030A-LTLCardinality-03 15101590 m, 161638 m/sec, 37407585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 89/263 119/2000 ShieldRVs-PT-030A-LTLCardinality-03 15870769 m, 153835 m/sec, 39603130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 94/263 125/2000 ShieldRVs-PT-030A-LTLCardinality-03 16750115 m, 175869 m/sec, 41856094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 99/263 132/2000 ShieldRVs-PT-030A-LTLCardinality-03 17611824 m, 172341 m/sec, 44046532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 104/263 138/2000 ShieldRVs-PT-030A-LTLCardinality-03 18451717 m, 167978 m/sec, 46262176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 109/263 145/2000 ShieldRVs-PT-030A-LTLCardinality-03 19343518 m, 178360 m/sec, 48551600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 114/263 151/2000 ShieldRVs-PT-030A-LTLCardinality-03 20155440 m, 162384 m/sec, 50781953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 119/263 156/2000 ShieldRVs-PT-030A-LTLCardinality-03 20884356 m, 145783 m/sec, 53017771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 124/263 161/2000 ShieldRVs-PT-030A-LTLCardinality-03 21559409 m, 135010 m/sec, 55256504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 129/263 167/2000 ShieldRVs-PT-030A-LTLCardinality-03 22319223 m, 151962 m/sec, 57470716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 134/263 173/2000 ShieldRVs-PT-030A-LTLCardinality-03 23073562 m, 150867 m/sec, 59614761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 139/263 178/2000 ShieldRVs-PT-030A-LTLCardinality-03 23799139 m, 145115 m/sec, 61762466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 144/263 183/2000 ShieldRVs-PT-030A-LTLCardinality-03 24495554 m, 139283 m/sec, 63957706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 149/263 188/2000 ShieldRVs-PT-030A-LTLCardinality-03 25219550 m, 144799 m/sec, 66088109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 154/263 194/2000 ShieldRVs-PT-030A-LTLCardinality-03 25946545 m, 145399 m/sec, 68229570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 159/263 198/2000 ShieldRVs-PT-030A-LTLCardinality-03 26551919 m, 121074 m/sec, 70295851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 164/263 203/2000 ShieldRVs-PT-030A-LTLCardinality-03 27146753 m, 118966 m/sec, 72412756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 169/263 208/2000 ShieldRVs-PT-030A-LTLCardinality-03 27910963 m, 152842 m/sec, 74610255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 174/263 214/2000 ShieldRVs-PT-030A-LTLCardinality-03 28646900 m, 147187 m/sec, 76753308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 179/263 219/2000 ShieldRVs-PT-030A-LTLCardinality-03 29360286 m, 142677 m/sec, 78925664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 184/263 224/2000 ShieldRVs-PT-030A-LTLCardinality-03 30032889 m, 134520 m/sec, 81064669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 189/263 229/2000 ShieldRVs-PT-030A-LTLCardinality-03 30640911 m, 121604 m/sec, 83081078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 194/263 233/2000 ShieldRVs-PT-030A-LTLCardinality-03 31257019 m, 123221 m/sec, 84938254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 199/263 238/2000 ShieldRVs-PT-030A-LTLCardinality-03 31893715 m, 127339 m/sec, 87219304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 204/263 243/2000 ShieldRVs-PT-030A-LTLCardinality-03 32640530 m, 149363 m/sec, 89311621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 209/263 249/2000 ShieldRVs-PT-030A-LTLCardinality-03 33390289 m, 149951 m/sec, 91414501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 214/263 255/2000 ShieldRVs-PT-030A-LTLCardinality-03 34199027 m, 161747 m/sec, 93568478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 219/263 260/2000 ShieldRVs-PT-030A-LTLCardinality-03 34953979 m, 150990 m/sec, 95652677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 224/263 266/2000 ShieldRVs-PT-030A-LTLCardinality-03 35686933 m, 146590 m/sec, 97714296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 229/263 271/2000 ShieldRVs-PT-030A-LTLCardinality-03 36345143 m, 131642 m/sec, 99779727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 234/263 276/2000 ShieldRVs-PT-030A-LTLCardinality-03 37062962 m, 143563 m/sec, 101899802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 239/263 282/2000 ShieldRVs-PT-030A-LTLCardinality-03 37843531 m, 156113 m/sec, 104017915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 244/263 287/2000 ShieldRVs-PT-030A-LTLCardinality-03 38558810 m, 143055 m/sec, 106123447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 249/263 292/2000 ShieldRVs-PT-030A-LTLCardinality-03 39183304 m, 124898 m/sec, 108057159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 254/263 296/2000 ShieldRVs-PT-030A-LTLCardinality-03 39804653 m, 124269 m/sec, 109974099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 259/263 301/2000 ShieldRVs-PT-030A-LTLCardinality-03 40459666 m, 131002 m/sec, 111881888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ShieldRVs-PT-030A-LTLCardinality-15
[[35mlola[0m][I] time limit : 263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVs-PT-030A-LTLCardinality-03
[[35mlola[0m][I] time limit : 3166 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1994
[[35mlola[0m][I] fired transitions : 1994
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ShieldRVs-PT-030A-LTLCardinality-12
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 636
[[35mlola[0m][I] fired transitions : 636
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVs-PT-030A-LTLCardinality-11
[[35mlola[0m][I] time limit : 316 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1994
[[35mlola[0m][I] fired transitions : 1994
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldRVs-PT-030A-LTLCardinality-10
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1994
[[35mlola[0m][I] fired transitions : 1994
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ShieldRVs-PT-030A-LTLCardinality-08
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldRVs-PT-030A-LTLCardinality-06
[[35mlola[0m][I] time limit : 451 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2282
[[35mlola[0m][I] fired transitions : 2282
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVs-PT-030A-LTLCardinality-04
[[35mlola[0m][I] time limit : 526 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldRVs-PT-030A-LTLCardinality-02
[[35mlola[0m][I] time limit : 632 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ShieldRVs-PT-030A-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-030A-LTLCardinality-01
[[35mlola[0m][I] time limit : 790 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/790 7/2000 ShieldRVs-PT-030A-LTLCardinality-01 999752 m, 199950 m/sec, 3765702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/790 14/2000 ShieldRVs-PT-030A-LTLCardinality-01 1928243 m, 185698 m/sec, 7443063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/790 20/2000 ShieldRVs-PT-030A-LTLCardinality-01 2770411 m, 168433 m/sec, 10786188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/790 25/2000 ShieldRVs-PT-030A-LTLCardinality-01 3525033 m, 150924 m/sec, 14076623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/790 30/2000 ShieldRVs-PT-030A-LTLCardinality-01 4278664 m, 150726 m/sec, 17303272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/790 35/2000 ShieldRVs-PT-030A-LTLCardinality-01 5000323 m, 144331 m/sec, 20593279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/790 41/2000 ShieldRVs-PT-030A-LTLCardinality-01 5825029 m, 164941 m/sec, 23947317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/790 45/2000 ShieldRVs-PT-030A-LTLCardinality-01 6503946 m, 135783 m/sec, 27130285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/790 50/2000 ShieldRVs-PT-030A-LTLCardinality-01 7237861 m, 146783 m/sec, 30470501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/790 56/2000 ShieldRVs-PT-030A-LTLCardinality-01 8038008 m, 160029 m/sec, 33903041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/790 61/2000 ShieldRVs-PT-030A-LTLCardinality-01 8784727 m, 149343 m/sec, 37413626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/790 66/2000 ShieldRVs-PT-030A-LTLCardinality-01 9527942 m, 148643 m/sec, 40859628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/790 71/2000 ShieldRVs-PT-030A-LTLCardinality-01 10232777 m, 140967 m/sec, 44107447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/790 75/2000 ShieldRVs-PT-030A-LTLCardinality-01 10876287 m, 128702 m/sec, 47323207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/790 79/2000 ShieldRVs-PT-030A-LTLCardinality-01 11480154 m, 120773 m/sec, 50550593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/790 85/2000 ShieldRVs-PT-030A-LTLCardinality-01 12267851 m, 157539 m/sec, 53668703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/790 90/2000 ShieldRVs-PT-030A-LTLCardinality-01 13085182 m, 163466 m/sec, 56739351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/790 95/2000 ShieldRVs-PT-030A-LTLCardinality-01 13883293 m, 159622 m/sec, 59845164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/790 100/2000 ShieldRVs-PT-030A-LTLCardinality-01 14625745 m, 148490 m/sec, 62933128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/790 105/2000 ShieldRVs-PT-030A-LTLCardinality-01 15348342 m, 144519 m/sec, 65964767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/790 109/2000 ShieldRVs-PT-030A-LTLCardinality-01 16077067 m, 145745 m/sec, 68862740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/790 114/2000 ShieldRVs-PT-030A-LTLCardinality-01 16777207 m, 140028 m/sec, 71845461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/790 118/2000 ShieldRVs-PT-030A-LTLCardinality-01 17481947 m, 140948 m/sec, 74642553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/790 123/2000 ShieldRVs-PT-030A-LTLCardinality-01 18157179 m, 135046 m/sec, 77628388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/790 127/2000 ShieldRVs-PT-030A-LTLCardinality-01 18731908 m, 114945 m/sec, 80304259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/790 130/2000 ShieldRVs-PT-030A-LTLCardinality-01 19294602 m, 112538 m/sec, 83087966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/790 134/2000 ShieldRVs-PT-030A-LTLCardinality-01 19865348 m, 114149 m/sec, 86008295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/790 138/2000 ShieldRVs-PT-030A-LTLCardinality-01 20532023 m, 133335 m/sec, 88898804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/790 142/2000 ShieldRVs-PT-030A-LTLCardinality-01 21165199 m, 126635 m/sec, 91936055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/790 147/2000 ShieldRVs-PT-030A-LTLCardinality-01 21828285 m, 132617 m/sec, 94849119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/790 151/2000 ShieldRVs-PT-030A-LTLCardinality-01 22471098 m, 128562 m/sec, 97732248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/790 155/2000 ShieldRVs-PT-030A-LTLCardinality-01 23070570 m, 119894 m/sec, 100679026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/790 158/2000 ShieldRVs-PT-030A-LTLCardinality-01 23606165 m, 107119 m/sec, 103444196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/790 162/2000 ShieldRVs-PT-030A-LTLCardinality-01 24124981 m, 103763 m/sec, 106273642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/790 165/2000 ShieldRVs-PT-030A-LTLCardinality-01 24668870 m, 108777 m/sec, 109205063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/790 169/2000 ShieldRVs-PT-030A-LTLCardinality-01 25317911 m, 129808 m/sec, 111903772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/790 173/2000 ShieldRVs-PT-030A-LTLCardinality-01 25910401 m, 118498 m/sec, 114614750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/790 178/2000 ShieldRVs-PT-030A-LTLCardinality-01 26576418 m, 133203 m/sec, 117451409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/790 182/2000 ShieldRVs-PT-030A-LTLCardinality-01 27184142 m, 121544 m/sec, 120086929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/790 185/2000 ShieldRVs-PT-030A-LTLCardinality-01 27756799 m, 114531 m/sec, 122771432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/790 189/2000 ShieldRVs-PT-030A-LTLCardinality-01 28339759 m, 116592 m/sec, 125506910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/790 193/2000 ShieldRVs-PT-030A-LTLCardinality-01 28949396 m, 121927 m/sec, 128449772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/790 197/2000 ShieldRVs-PT-030A-LTLCardinality-01 29525679 m, 115256 m/sec, 131401291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/790 201/2000 ShieldRVs-PT-030A-LTLCardinality-01 30201284 m, 135121 m/sec, 134399035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/790 205/2000 ShieldRVs-PT-030A-LTLCardinality-01 30767402 m, 113223 m/sec, 137222236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/790 208/2000 ShieldRVs-PT-030A-LTLCardinality-01 31297236 m, 105966 m/sec, 140080759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/790 212/2000 ShieldRVs-PT-030A-LTLCardinality-01 31925709 m, 125694 m/sec, 142969210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/790 216/2000 ShieldRVs-PT-030A-LTLCardinality-01 32523467 m, 119551 m/sec, 145749978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/790 220/2000 ShieldRVs-PT-030A-LTLCardinality-01 33084616 m, 112229 m/sec, 148583074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/790 223/2000 ShieldRVs-PT-030A-LTLCardinality-01 33620553 m, 107187 m/sec, 151470096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/790 227/2000 ShieldRVs-PT-030A-LTLCardinality-01 34227605 m, 121410 m/sec, 154487124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/790 231/2000 ShieldRVs-PT-030A-LTLCardinality-01 34835285 m, 121536 m/sec, 157534494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/790 235/2000 ShieldRVs-PT-030A-LTLCardinality-01 35395086 m, 111960 m/sec, 160576610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/790 238/2000 ShieldRVs-PT-030A-LTLCardinality-01 35922356 m, 105454 m/sec, 163600967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/790 242/2000 ShieldRVs-PT-030A-LTLCardinality-01 36561954 m, 127919 m/sec, 166690130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/790 247/2000 ShieldRVs-PT-030A-LTLCardinality-01 37310143 m, 149637 m/sec, 169690371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/790 252/2000 ShieldRVs-PT-030A-LTLCardinality-01 38017630 m, 141497 m/sec, 172770198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/790 256/2000 ShieldRVs-PT-030A-LTLCardinality-01 38698346 m, 136143 m/sec, 175727789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/790 260/2000 ShieldRVs-PT-030A-LTLCardinality-01 39327511 m, 125833 m/sec, 178745281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/790 265/2000 ShieldRVs-PT-030A-LTLCardinality-01 39990461 m, 132590 m/sec, 181650649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/790 269/2000 ShieldRVs-PT-030A-LTLCardinality-01 40632522 m, 128412 m/sec, 184532560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/790 273/2000 ShieldRVs-PT-030A-LTLCardinality-01 41251234 m, 123742 m/sec, 187459873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/790 277/2000 ShieldRVs-PT-030A-LTLCardinality-01 41886989 m, 127151 m/sec, 190221982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/790 281/2000 ShieldRVs-PT-030A-LTLCardinality-01 42490290 m, 120660 m/sec, 193103957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/790 284/2000 ShieldRVs-PT-030A-LTLCardinality-01 43050227 m, 111987 m/sec, 195899343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/790 288/2000 ShieldRVs-PT-030A-LTLCardinality-01 43563081 m, 102570 m/sec, 198593013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/790 291/2000 ShieldRVs-PT-030A-LTLCardinality-01 44068128 m, 101009 m/sec, 201423317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/790 295/2000 ShieldRVs-PT-030A-LTLCardinality-01 44622668 m, 110908 m/sec, 204263872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/790 299/2000 ShieldRVs-PT-030A-LTLCardinality-01 45217041 m, 118874 m/sec, 207129299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/790 302/2000 ShieldRVs-PT-030A-LTLCardinality-01 45781977 m, 112987 m/sec, 210116893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/790 306/2000 ShieldRVs-PT-030A-LTLCardinality-01 46376437 m, 118892 m/sec, 212952183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/790 310/2000 ShieldRVs-PT-030A-LTLCardinality-01 46956987 m, 116110 m/sec, 215782206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/790 313/2000 ShieldRVs-PT-030A-LTLCardinality-01 47508265 m, 110255 m/sec, 218736996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/790 317/2000 ShieldRVs-PT-030A-LTLCardinality-01 47999147 m, 98176 m/sec, 221433902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/790 320/2000 ShieldRVs-PT-030A-LTLCardinality-01 48478314 m, 95833 m/sec, 224198066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/790 323/2000 ShieldRVs-PT-030A-LTLCardinality-01 48943722 m, 93081 m/sec, 227064509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/790 327/2000 ShieldRVs-PT-030A-LTLCardinality-01 49574157 m, 126087 m/sec, 229988479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/790 332/2000 ShieldRVs-PT-030A-LTLCardinality-01 50245944 m, 134357 m/sec, 232823152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/790 336/2000 ShieldRVs-PT-030A-LTLCardinality-01 50884418 m, 127694 m/sec, 235786246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/790 340/2000 ShieldRVs-PT-030A-LTLCardinality-01 51546576 m, 132431 m/sec, 238857566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/790 345/2000 ShieldRVs-PT-030A-LTLCardinality-01 52168763 m, 124437 m/sec, 241802916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/790 349/2000 ShieldRVs-PT-030A-LTLCardinality-01 52747512 m, 115749 m/sec, 244656402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/790 353/2000 ShieldRVs-PT-030A-LTLCardinality-01 53370211 m, 124539 m/sec, 247769005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/790 358/2000 ShieldRVs-PT-030A-LTLCardinality-01 54024327 m, 130823 m/sec, 250894007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/790 363/2000 ShieldRVs-PT-030A-LTLCardinality-01 54770533 m, 149241 m/sec, 253963158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/790 367/2000 ShieldRVs-PT-030A-LTLCardinality-01 55446742 m, 135241 m/sec, 256948158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/790 372/2000 ShieldRVs-PT-030A-LTLCardinality-01 56091117 m, 128875 m/sec, 259813282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/790 376/2000 ShieldRVs-PT-030A-LTLCardinality-01 56677284 m, 117233 m/sec, 262574326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/790 379/2000 ShieldRVs-PT-030A-LTLCardinality-01 57176860 m, 99915 m/sec, 265263151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/790 383/2000 ShieldRVs-PT-030A-LTLCardinality-01 57784875 m, 121603 m/sec, 268144016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/790 387/2000 ShieldRVs-PT-030A-LTLCardinality-01 58380167 m, 119058 m/sec, 270982410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/790 391/2000 ShieldRVs-PT-030A-LTLCardinality-01 58891581 m, 102282 m/sec, 273744209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/790 395/2000 ShieldRVs-PT-030A-LTLCardinality-01 59431884 m, 108060 m/sec, 276671201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/790 399/2000 ShieldRVs-PT-030A-LTLCardinality-01 60076522 m, 128927 m/sec, 279736493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 475/790 403/2000 ShieldRVs-PT-030A-LTLCardinality-01 60647967 m, 114289 m/sec, 282652384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 480/790 407/2000 ShieldRVs-PT-030A-LTLCardinality-01 61269663 m, 124339 m/sec, 285687315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 485/790 412/2000 ShieldRVs-PT-030A-LTLCardinality-01 61904119 m, 126891 m/sec, 288661729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/790 415/2000 ShieldRVs-PT-030A-LTLCardinality-01 62442371 m, 107650 m/sec, 291464980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 495/790 419/2000 ShieldRVs-PT-030A-LTLCardinality-01 63006183 m, 112762 m/sec, 294402694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 500/790 423/2000 ShieldRVs-PT-030A-LTLCardinality-01 63548678 m, 108499 m/sec, 297380836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 505/790 427/2000 ShieldRVs-PT-030A-LTLCardinality-01 64165267 m, 123317 m/sec, 300513824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/790 431/2000 ShieldRVs-PT-030A-LTLCardinality-01 64703147 m, 107576 m/sec, 303486567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 515/790 434/2000 ShieldRVs-PT-030A-LTLCardinality-01 65229297 m, 105230 m/sec, 306483225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 520/790 438/2000 ShieldRVs-PT-030A-LTLCardinality-01 65762422 m, 106625 m/sec, 309531249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 525/790 442/2000 ShieldRVs-PT-030A-LTLCardinality-01 66346065 m, 116728 m/sec, 312681746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 530/790 446/2000 ShieldRVs-PT-030A-LTLCardinality-01 66959820 m, 122751 m/sec, 315752548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 535/790 450/2000 ShieldRVs-PT-030A-LTLCardinality-01 67544148 m, 116865 m/sec, 318645185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 540/790 454/2000 ShieldRVs-PT-030A-LTLCardinality-01 68143097 m, 119789 m/sec, 321427128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 545/790 458/2000 ShieldRVs-PT-030A-LTLCardinality-01 68695259 m, 110432 m/sec, 324051555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 550/790 461/2000 ShieldRVs-PT-030A-LTLCardinality-01 69254233 m, 111794 m/sec, 326902890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 555/790 465/2000 ShieldRVs-PT-030A-LTLCardinality-01 69824494 m, 114052 m/sec, 329773586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 560/790 468/2000 ShieldRVs-PT-030A-LTLCardinality-01 70364596 m, 108020 m/sec, 332596329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 565/790 472/2000 ShieldRVs-PT-030A-LTLCardinality-01 70864734 m, 100027 m/sec, 335231910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 570/790 475/2000 ShieldRVs-PT-030A-LTLCardinality-01 71406958 m, 108444 m/sec, 338092162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 575/790 478/2000 ShieldRVs-PT-030A-LTLCardinality-01 71896535 m, 97915 m/sec, 340921652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 580/790 482/2000 ShieldRVs-PT-030A-LTLCardinality-01 72515449 m, 123782 m/sec, 343810639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 585/790 486/2000 ShieldRVs-PT-030A-LTLCardinality-01 73139981 m, 124906 m/sec, 346717361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 590/790 490/2000 ShieldRVs-PT-030A-LTLCardinality-01 73719570 m, 115917 m/sec, 349567060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 595/790 494/2000 ShieldRVs-PT-030A-LTLCardinality-01 74284092 m, 112904 m/sec, 352315578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 600/790 497/2000 ShieldRVs-PT-030A-LTLCardinality-01 74835790 m, 110339 m/sec, 355051983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 605/790 501/2000 ShieldRVs-PT-030A-LTLCardinality-01 75306393 m, 94120 m/sec, 357607097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 610/790 504/2000 ShieldRVs-PT-030A-LTLCardinality-01 75795711 m, 97863 m/sec, 360303133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 615/790 507/2000 ShieldRVs-PT-030A-LTLCardinality-01 76308209 m, 102499 m/sec, 363043576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 620/790 510/2000 ShieldRVs-PT-030A-LTLCardinality-01 76819348 m, 102227 m/sec, 365747341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 625/790 513/2000 ShieldRVs-PT-030A-LTLCardinality-01 77266138 m, 89358 m/sec, 368352320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 630/790 516/2000 ShieldRVs-PT-030A-LTLCardinality-01 77739934 m, 94759 m/sec, 371152294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 635/790 520/2000 ShieldRVs-PT-030A-LTLCardinality-01 78302661 m, 112545 m/sec, 374036696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 640/790 523/2000 ShieldRVs-PT-030A-LTLCardinality-01 78810808 m, 101629 m/sec, 376833500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 645/790 527/2000 ShieldRVs-PT-030A-LTLCardinality-01 79317806 m, 101399 m/sec, 379702911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 650/790 530/2000 ShieldRVs-PT-030A-LTLCardinality-01 79910441 m, 118527 m/sec, 382630024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 655/790 534/2000 ShieldRVs-PT-030A-LTLCardinality-01 80448591 m, 107630 m/sec, 385428700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 660/790 537/2000 ShieldRVs-PT-030A-LTLCardinality-01 80928322 m, 95946 m/sec, 388173895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 665/790 540/2000 ShieldRVs-PT-030A-LTLCardinality-01 81408742 m, 96084 m/sec, 390958101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 670/790 543/2000 ShieldRVs-PT-030A-LTLCardinality-01 81895266 m, 97304 m/sec, 393825584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 675/790 547/2000 ShieldRVs-PT-030A-LTLCardinality-01 82433934 m, 107733 m/sec, 396762320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-030A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-030A-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-030A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 680/790 550/2000 ShieldRVs-PT-030A-LTLCardinality-01 82916126 m, 96438 m/sec, 399574598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-030A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-030A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764200819"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-030A.tgz
mv ShieldRVs-PT-030A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;