MCC'2024- Execution of r357-tall-171683764200779

About the Execution of LoLA for ShieldRVs-PT-005B

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	1090088.00	0.00	0.00	T??TT???F?T???FT	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764200779.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-005B, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764200779
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:55 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:55 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 17:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Apr 12 17:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Apr 12 17:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 12 17:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 61K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-00
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-01
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-02
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-03
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-04
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-05
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-06
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-07
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-08
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-09
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-10
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-11
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-12
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-13
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-14
FORMULA_NAME ShieldRVs-PT-005B-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717172367206

FORMULA ShieldRVs-PT-005B-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005B-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005B-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005B-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005B-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005B-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005B-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717173457294

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 ShieldRVs-PT-005B-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for ShieldRVs-PT-005B-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 ShieldRVs-PT-005B-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for ShieldRVs-PT-005B-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 ShieldRVs-PT-005B-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 ShieldRVs-PT-005B-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 ShieldRVs-PT-005B-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for ShieldRVs-PT-005B-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for ShieldRVs-PT-005B-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for ShieldRVs-PT-005B-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-005B-LTLCardinality-00
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 6 ShieldRVs-PT-005B-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ShieldRVs-PT-005B-LTLCardinality-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 404
[[35mlola[0m][I] fired transitions : 404
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-005B-LTLCardinality-05
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for ShieldRVs-PT-005B-LTLCardinality-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/398 9/2000 ShieldRVs-PT-005B-LTLCardinality-05 1195306 m, 239061 m/sec, 4538512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/398 17/2000 ShieldRVs-PT-005B-LTLCardinality-05 2276106 m, 216160 m/sec, 8990308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/398 23/2000 ShieldRVs-PT-005B-LTLCardinality-05 3218052 m, 188389 m/sec, 13461279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/398 29/2000 ShieldRVs-PT-005B-LTLCardinality-05 4132505 m, 182890 m/sec, 17842461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/398 35/2000 ShieldRVs-PT-005B-LTLCardinality-05 5040629 m, 181624 m/sec, 21967826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/398 41/2000 ShieldRVs-PT-005B-LTLCardinality-05 6004576 m, 192789 m/sec, 26096683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/398 47/2000 ShieldRVs-PT-005B-LTLCardinality-05 6860320 m, 171148 m/sec, 30433010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/398 52/2000 ShieldRVs-PT-005B-LTLCardinality-05 7668309 m, 161597 m/sec, 34811072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/398 58/2000 ShieldRVs-PT-005B-LTLCardinality-05 8573519 m, 181042 m/sec, 39034532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/398 63/2000 ShieldRVs-PT-005B-LTLCardinality-05 9338238 m, 152943 m/sec, 43308819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/398 68/2000 ShieldRVs-PT-005B-LTLCardinality-05 10140136 m, 160379 m/sec, 47286873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/398 74/2000 ShieldRVs-PT-005B-LTLCardinality-05 11021206 m, 176214 m/sec, 51412835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/398 79/2000 ShieldRVs-PT-005B-LTLCardinality-05 11873669 m, 170492 m/sec, 55669887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/398 85/2000 ShieldRVs-PT-005B-LTLCardinality-05 12708992 m, 167064 m/sec, 59773111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/398 90/2000 ShieldRVs-PT-005B-LTLCardinality-05 13504828 m, 159167 m/sec, 63888900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/398 95/2000 ShieldRVs-PT-005B-LTLCardinality-05 14224445 m, 143923 m/sec, 68060591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/398 100/2000 ShieldRVs-PT-005B-LTLCardinality-05 15078645 m, 170840 m/sec, 71845660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/398 105/2000 ShieldRVs-PT-005B-LTLCardinality-05 15855282 m, 155327 m/sec, 75976034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/398 111/2000 ShieldRVs-PT-005B-LTLCardinality-05 16717047 m, 172353 m/sec, 80177052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/398 117/2000 ShieldRVs-PT-005B-LTLCardinality-05 17655958 m, 187782 m/sec, 84397007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/398 122/2000 ShieldRVs-PT-005B-LTLCardinality-05 18440464 m, 156901 m/sec, 88760339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/398 127/2000 ShieldRVs-PT-005B-LTLCardinality-05 19227714 m, 157450 m/sec, 92931851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/398 132/2000 ShieldRVs-PT-005B-LTLCardinality-05 20053643 m, 165185 m/sec, 96913472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/398 137/2000 ShieldRVs-PT-005B-LTLCardinality-05 20808506 m, 150972 m/sec, 101071950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/398 144/2000 ShieldRVs-PT-005B-LTLCardinality-05 21755428 m, 189384 m/sec, 105231960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/398 149/2000 ShieldRVs-PT-005B-LTLCardinality-05 22658021 m, 180518 m/sec, 109594092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/398 155/2000 ShieldRVs-PT-005B-LTLCardinality-05 23459949 m, 160385 m/sec, 114031225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/398 160/2000 ShieldRVs-PT-005B-LTLCardinality-05 24307182 m, 169446 m/sec, 118200559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/398 165/2000 ShieldRVs-PT-005B-LTLCardinality-05 25111057 m, 160775 m/sec, 122335541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/398 170/2000 ShieldRVs-PT-005B-LTLCardinality-05 25825575 m, 142903 m/sec, 126486122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/398 176/2000 ShieldRVs-PT-005B-LTLCardinality-05 26719144 m, 178713 m/sec, 130457380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/398 180/2000 ShieldRVs-PT-005B-LTLCardinality-05 27458439 m, 147859 m/sec, 134812381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/398 185/2000 ShieldRVs-PT-005B-LTLCardinality-05 28194502 m, 147212 m/sec, 138995242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/398 190/2000 ShieldRVs-PT-005B-LTLCardinality-05 28920385 m, 145176 m/sec, 143132876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/398 194/2000 ShieldRVs-PT-005B-LTLCardinality-05 29564673 m, 128857 m/sec, 147164727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/398 199/2000 ShieldRVs-PT-005B-LTLCardinality-05 30290526 m, 145170 m/sec, 150971302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/398 203/2000 ShieldRVs-PT-005B-LTLCardinality-05 30872259 m, 116346 m/sec, 154779871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/398 208/2000 ShieldRVs-PT-005B-LTLCardinality-05 31685849 m, 162718 m/sec, 158579748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/398 212/2000 ShieldRVs-PT-005B-LTLCardinality-05 32358665 m, 134563 m/sec, 162546919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/398 217/2000 ShieldRVs-PT-005B-LTLCardinality-05 33118680 m, 152003 m/sec, 166338436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/398 221/2000 ShieldRVs-PT-005B-LTLCardinality-05 33742773 m, 124818 m/sec, 170433002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/398 226/2000 ShieldRVs-PT-005B-LTLCardinality-05 34433803 m, 138206 m/sec, 173914106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/398 230/2000 ShieldRVs-PT-005B-LTLCardinality-05 35015511 m, 116341 m/sec, 177793239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/398 234/2000 ShieldRVs-PT-005B-LTLCardinality-05 35693593 m, 135616 m/sec, 181196850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/398 238/2000 ShieldRVs-PT-005B-LTLCardinality-05 36284079 m, 118097 m/sec, 185027719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/398 243/2000 ShieldRVs-PT-005B-LTLCardinality-05 37132901 m, 169764 m/sec, 188981628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/398 248/2000 ShieldRVs-PT-005B-LTLCardinality-05 37861873 m, 145794 m/sec, 193242081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/398 252/2000 ShieldRVs-PT-005B-LTLCardinality-05 38558957 m, 139416 m/sec, 197445136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/398 257/2000 ShieldRVs-PT-005B-LTLCardinality-05 39315879 m, 151384 m/sec, 201496965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/398 261/2000 ShieldRVs-PT-005B-LTLCardinality-05 39931023 m, 123028 m/sec, 205649620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/398 266/2000 ShieldRVs-PT-005B-LTLCardinality-05 40675414 m, 148878 m/sec, 209301744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/398 270/2000 ShieldRVs-PT-005B-LTLCardinality-05 41240226 m, 112962 m/sec, 213180137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/398 277/2000 ShieldRVs-PT-005B-LTLCardinality-05 42272860 m, 206526 m/sec, 217300949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/398 282/2000 ShieldRVs-PT-005B-LTLCardinality-05 43128463 m, 171120 m/sec, 221685731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/398 287/2000 ShieldRVs-PT-005B-LTLCardinality-05 43921030 m, 158513 m/sec, 226148741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/398 293/2000 ShieldRVs-PT-005B-LTLCardinality-05 44838962 m, 183586 m/sec, 230301355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/398 298/2000 ShieldRVs-PT-005B-LTLCardinality-05 45595000 m, 151207 m/sec, 234513872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/398 303/2000 ShieldRVs-PT-005B-LTLCardinality-05 46317223 m, 144444 m/sec, 238492654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/398 308/2000 ShieldRVs-PT-005B-LTLCardinality-05 47179097 m, 172374 m/sec, 242514673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/398 313/2000 ShieldRVs-PT-005B-LTLCardinality-05 47904898 m, 145160 m/sec, 246749411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/398 318/2000 ShieldRVs-PT-005B-LTLCardinality-05 48703855 m, 159791 m/sec, 250805924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/398 323/2000 ShieldRVs-PT-005B-LTLCardinality-05 49366913 m, 132611 m/sec, 255036041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/398 327/2000 ShieldRVs-PT-005B-LTLCardinality-05 50067588 m, 140135 m/sec, 258922369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/398 331/2000 ShieldRVs-PT-005B-LTLCardinality-05 50733753 m, 133233 m/sec, 262880124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/398 336/2000 ShieldRVs-PT-005B-LTLCardinality-05 51373222 m, 127893 m/sec, 266518614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/398 340/2000 ShieldRVs-PT-005B-LTLCardinality-05 52099722 m, 145300 m/sec, 270413490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/398 345/2000 ShieldRVs-PT-005B-LTLCardinality-05 52776529 m, 135361 m/sec, 274264679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/398 350/2000 ShieldRVs-PT-005B-LTLCardinality-05 53542010 m, 153096 m/sec, 278142331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 345/398 354/2000 ShieldRVs-PT-005B-LTLCardinality-05 54147130 m, 121024 m/sec, 282225055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 350/398 358/2000 ShieldRVs-PT-005B-LTLCardinality-05 54879051 m, 146384 m/sec, 285826783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 355/398 362/2000 ShieldRVs-PT-005B-LTLCardinality-05 55441034 m, 112396 m/sec, 289684070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 360/398 367/2000 ShieldRVs-PT-005B-LTLCardinality-05 56152152 m, 142223 m/sec, 293184661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 365/398 370/2000 ShieldRVs-PT-005B-LTLCardinality-05 56677610 m, 105091 m/sec, 296863821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 370/398 376/2000 ShieldRVs-PT-005B-LTLCardinality-05 57558467 m, 176171 m/sec, 300767015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 375/398 380/2000 ShieldRVs-PT-005B-LTLCardinality-05 58280796 m, 144465 m/sec, 305001832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 380/398 385/2000 ShieldRVs-PT-005B-LTLCardinality-05 59046052 m, 153051 m/sec, 309052509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 385/398 390/2000 ShieldRVs-PT-005B-LTLCardinality-05 59731686 m, 137126 m/sec, 313262434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 390/398 394/2000 ShieldRVs-PT-005B-LTLCardinality-05 60413261 m, 136315 m/sec, 317213440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 395/398 399/2000 ShieldRVs-PT-005B-LTLCardinality-05 61098873 m, 137122 m/sec, 321090547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ShieldRVs-PT-005B-LTLCardinality-13
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-005B-LTLCardinality-05
[[35mlola[0m][I] time limit : 3188 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 338
[[35mlola[0m][I] fired transitions : 338
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ShieldRVs-PT-005B-LTLCardinality-12
[[35mlola[0m][I] time limit : 454 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 338
[[35mlola[0m][I] fired transitions : 338
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVs-PT-005B-LTLCardinality-11
[[35mlola[0m][I] time limit : 530 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/530 5/2000 ShieldRVs-PT-005B-LTLCardinality-11 705647 m, 141129 m/sec, 5565353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 10/530 9/2000 ShieldRVs-PT-005B-LTLCardinality-11 1334464 m, 125763 m/sec, 11054616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 15/530 13/2000 ShieldRVs-PT-005B-LTLCardinality-11 1950484 m, 123204 m/sec, 16533574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 20/530 17/2000 ShieldRVs-PT-005B-LTLCardinality-11 2545655 m, 119034 m/sec, 21982942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 25/530 20/2000 ShieldRVs-PT-005B-LTLCardinality-11 3086676 m, 108204 m/sec, 27376883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 30/530 24/2000 ShieldRVs-PT-005B-LTLCardinality-11 3666354 m, 115935 m/sec, 32753198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 35/530 27/2000 ShieldRVs-PT-005B-LTLCardinality-11 4253364 m, 117402 m/sec, 38139574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 40/530 31/2000 ShieldRVs-PT-005B-LTLCardinality-11 4783381 m, 106003 m/sec, 43478914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 45/530 35/2000 ShieldRVs-PT-005B-LTLCardinality-11 5377186 m, 118761 m/sec, 48959073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 50/530 38/2000 ShieldRVs-PT-005B-LTLCardinality-11 5940931 m, 112749 m/sec, 54412872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 55/530 41/2000 ShieldRVs-PT-005B-LTLCardinality-11 6464454 m, 104704 m/sec, 59815071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 60/530 45/2000 ShieldRVs-PT-005B-LTLCardinality-11 6993151 m, 105739 m/sec, 65179649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 65/530 48/2000 ShieldRVs-PT-005B-LTLCardinality-11 7498932 m, 101156 m/sec, 70509624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 70/530 52/2000 ShieldRVs-PT-005B-LTLCardinality-11 8101861 m, 120585 m/sec, 76031813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 75/530 55/2000 ShieldRVs-PT-005B-LTLCardinality-11 8655790 m, 110785 m/sec, 81482386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 80/530 58/2000 ShieldRVs-PT-005B-LTLCardinality-11 9164220 m, 101686 m/sec, 86860382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 85/530 62/2000 ShieldRVs-PT-005B-LTLCardinality-11 9693082 m, 105772 m/sec, 92182008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 90/530 65/2000 ShieldRVs-PT-005B-LTLCardinality-11 10206593 m, 102702 m/sec, 97496092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 95/530 68/2000 ShieldRVs-PT-005B-LTLCardinality-11 10692677 m, 97216 m/sec, 102796283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 100/530 71/2000 ShieldRVs-PT-005B-LTLCardinality-11 11157893 m, 93043 m/sec, 108014139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 105/530 75/2000 ShieldRVs-PT-005B-LTLCardinality-11 11748579 m, 118137 m/sec, 113409310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 110/530 78/2000 ShieldRVs-PT-005B-LTLCardinality-11 12291181 m, 108520 m/sec, 118747235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 115/530 81/2000 ShieldRVs-PT-005B-LTLCardinality-11 12792261 m, 100216 m/sec, 124023529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 120/530 85/2000 ShieldRVs-PT-005B-LTLCardinality-11 13319916 m, 105531 m/sec, 129287182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 125/530 88/2000 ShieldRVs-PT-005B-LTLCardinality-11 13816040 m, 99224 m/sec, 134518782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 130/530 91/2000 ShieldRVs-PT-005B-LTLCardinality-11 14319727 m, 100737 m/sec, 139811730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 135/530 94/2000 ShieldRVs-PT-005B-LTLCardinality-11 14786021 m, 93258 m/sec, 145009079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 140/530 97/2000 ShieldRVs-PT-005B-LTLCardinality-11 15284042 m, 99604 m/sec, 150264450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 145/530 100/2000 ShieldRVs-PT-005B-LTLCardinality-11 15755267 m, 94245 m/sec, 155491022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 150/530 103/2000 ShieldRVs-PT-005B-LTLCardinality-11 16226832 m, 94313 m/sec, 160696576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 155/530 106/2000 ShieldRVs-PT-005B-LTLCardinality-11 16675973 m, 89828 m/sec, 165906887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 160/530 109/2000 ShieldRVs-PT-005B-LTLCardinality-11 17251918 m, 115189 m/sec, 171167448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 165/530 113/2000 ShieldRVs-PT-005B-LTLCardinality-11 17820808 m, 113778 m/sec, 176408884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 170/530 117/2000 ShieldRVs-PT-005B-LTLCardinality-11 18369769 m, 109792 m/sec, 181624140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 175/530 120/2000 ShieldRVs-PT-005B-LTLCardinality-11 18899525 m, 105951 m/sec, 186812518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 180/530 123/2000 ShieldRVs-PT-005B-LTLCardinality-11 19407309 m, 101556 m/sec, 191971243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 185/530 126/2000 ShieldRVs-PT-005B-LTLCardinality-11 19956310 m, 109800 m/sec, 197187702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 190/530 130/2000 ShieldRVs-PT-005B-LTLCardinality-11 20494859 m, 107709 m/sec, 202387232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 195/530 133/2000 ShieldRVs-PT-005B-LTLCardinality-11 21018806 m, 104789 m/sec, 207533206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 200/530 136/2000 ShieldRVs-PT-005B-LTLCardinality-11 21508083 m, 97855 m/sec, 212647117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 205/530 139/2000 ShieldRVs-PT-005B-LTLCardinality-11 22008681 m, 100119 m/sec, 217790987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 210/530 142/2000 ShieldRVs-PT-005B-LTLCardinality-11 22494416 m, 97147 m/sec, 222908292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 215/530 146/2000 ShieldRVs-PT-005B-LTLCardinality-11 23081876 m, 117492 m/sec, 228322008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 220/530 150/2000 ShieldRVs-PT-005B-LTLCardinality-11 23613769 m, 106378 m/sec, 233615485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 225/530 153/2000 ShieldRVs-PT-005B-LTLCardinality-11 24136165 m, 104479 m/sec, 238918898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 230/530 156/2000 ShieldRVs-PT-005B-LTLCardinality-11 24650958 m, 102958 m/sec, 244212905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 235/530 159/2000 ShieldRVs-PT-005B-LTLCardinality-11 25133210 m, 96450 m/sec, 249440304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 240/530 163/2000 ShieldRVs-PT-005B-LTLCardinality-11 25808157 m, 134989 m/sec, 254808734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 245/530 167/2000 ShieldRVs-PT-005B-LTLCardinality-11 26461670 m, 130702 m/sec, 260212913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 250/530 171/2000 ShieldRVs-PT-005B-LTLCardinality-11 27063056 m, 120277 m/sec, 265650937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 255/530 175/2000 ShieldRVs-PT-005B-LTLCardinality-11 27634768 m, 114342 m/sec, 271043420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 260/530 178/2000 ShieldRVs-PT-005B-LTLCardinality-11 28163758 m, 105798 m/sec, 276394801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 265/530 182/2000 ShieldRVs-PT-005B-LTLCardinality-11 28714560 m, 110160 m/sec, 281732008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 270/530 185/2000 ShieldRVs-PT-005B-LTLCardinality-11 29237838 m, 104655 m/sec, 287054034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 275/530 188/2000 ShieldRVs-PT-005B-LTLCardinality-11 29733190 m, 99070 m/sec, 292324155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 280/530 191/2000 ShieldRVs-PT-005B-LTLCardinality-11 30200118 m, 93385 m/sec, 297578311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 285/530 194/2000 ShieldRVs-PT-005B-LTLCardinality-11 30726408 m, 105258 m/sec, 302839773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 290/530 198/2000 ShieldRVs-PT-005B-LTLCardinality-11 31248692 m, 104456 m/sec, 308114745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 295/530 201/2000 ShieldRVs-PT-005B-LTLCardinality-11 31741851 m, 98631 m/sec, 313335926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 300/530 204/2000 ShieldRVs-PT-005B-LTLCardinality-11 32204650 m, 92559 m/sec, 318518912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 305/530 207/2000 ShieldRVs-PT-005B-LTLCardinality-11 32727490 m, 104568 m/sec, 323828549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 310/530 210/2000 ShieldRVs-PT-005B-LTLCardinality-11 33233881 m, 101278 m/sec, 329139065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 315/530 213/2000 ShieldRVs-PT-005B-LTLCardinality-11 33719471 m, 97118 m/sec, 334408618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 320/530 216/2000 ShieldRVs-PT-005B-LTLCardinality-11 34177859 m, 91677 m/sec, 339638026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 325/530 219/2000 ShieldRVs-PT-005B-LTLCardinality-11 34629478 m, 90323 m/sec, 344817947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 330/530 222/2000 ShieldRVs-PT-005B-LTLCardinality-11 35094848 m, 93074 m/sec, 349994377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 335/530 225/2000 ShieldRVs-PT-005B-LTLCardinality-11 35540772 m, 89184 m/sec, 355137600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 340/530 228/2000 ShieldRVs-PT-005B-LTLCardinality-11 36022274 m, 96300 m/sec, 360541624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 345/530 230/2000 ShieldRVs-PT-005B-LTLCardinality-11 36298763 m, 55297 m/sec, 365942315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 350/530 233/2000 ShieldRVs-PT-005B-LTLCardinality-11 36795905 m, 99428 m/sec, 371356533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 355/530 236/2000 ShieldRVs-PT-005B-LTLCardinality-11 37370110 m, 114841 m/sec, 376728619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 360/530 240/2000 ShieldRVs-PT-005B-LTLCardinality-11 37903385 m, 106655 m/sec, 382059266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 365/530 243/2000 ShieldRVs-PT-005B-LTLCardinality-11 38443826 m, 108088 m/sec, 387355870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 370/530 246/2000 ShieldRVs-PT-005B-LTLCardinality-11 38957670 m, 102768 m/sec, 392601988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 375/530 250/2000 ShieldRVs-PT-005B-LTLCardinality-11 39484963 m, 105458 m/sec, 397921784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 380/530 253/2000 ShieldRVs-PT-005B-LTLCardinality-11 39969021 m, 96811 m/sec, 403138160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 385/530 256/2000 ShieldRVs-PT-005B-LTLCardinality-11 40484022 m, 103000 m/sec, 408418966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 390/530 259/2000 ShieldRVs-PT-005B-LTLCardinality-11 40975710 m, 98337 m/sec, 413682195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 395/530 262/2000 ShieldRVs-PT-005B-LTLCardinality-11 41462247 m, 97307 m/sec, 418899911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 400/530 265/2000 ShieldRVs-PT-005B-LTLCardinality-11 41919167 m, 91384 m/sec, 424100143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 405/530 268/2000 ShieldRVs-PT-005B-LTLCardinality-11 42437977 m, 103762 m/sec, 429358285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 410/530 272/2000 ShieldRVs-PT-005B-LTLCardinality-11 42922832 m, 96971 m/sec, 434562928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 415/530 275/2000 ShieldRVs-PT-005B-LTLCardinality-11 43399907 m, 95415 m/sec, 439733863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 420/530 277/2000 ShieldRVs-PT-005B-LTLCardinality-11 43842661 m, 88550 m/sec, 444858354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 425/530 280/2000 ShieldRVs-PT-005B-LTLCardinality-11 44307167 m, 92901 m/sec, 450036519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 430/530 283/2000 ShieldRVs-PT-005B-LTLCardinality-11 44735012 m, 85569 m/sec, 455130377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 435/530 286/2000 ShieldRVs-PT-005B-LTLCardinality-11 45263385 m, 105674 m/sec, 460235252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 440/530 289/2000 ShieldRVs-PT-005B-LTLCardinality-11 45753637 m, 98050 m/sec, 465209403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 445/530 292/2000 ShieldRVs-PT-005B-LTLCardinality-11 46227085 m, 94689 m/sec, 470185146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 450/530 296/2000 ShieldRVs-PT-005B-LTLCardinality-11 46739755 m, 102534 m/sec, 475276171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 455/530 299/2000 ShieldRVs-PT-005B-LTLCardinality-11 47212207 m, 94490 m/sec, 480324401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 460/530 301/2000 ShieldRVs-PT-005B-LTLCardinality-11 47678372 m, 93233 m/sec, 485375482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 465/530 305/2000 ShieldRVs-PT-005B-LTLCardinality-11 48196936 m, 103712 m/sec, 490635246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 470/530 308/2000 ShieldRVs-PT-005B-LTLCardinality-11 48686957 m, 98004 m/sec, 495855883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 475/530 311/2000 ShieldRVs-PT-005B-LTLCardinality-11 49210805 m, 104769 m/sec, 501137343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 480/530 315/2000 ShieldRVs-PT-005B-LTLCardinality-11 49810806 m, 120000 m/sec, 506602533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 485/530 318/2000 ShieldRVs-PT-005B-LTLCardinality-11 50350179 m, 107874 m/sec, 511998830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 490/530 322/2000 ShieldRVs-PT-005B-LTLCardinality-11 50903209 m, 110606 m/sec, 517340288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 495/530 325/2000 ShieldRVs-PT-005B-LTLCardinality-11 51444519 m, 108262 m/sec, 522704415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 500/530 328/2000 ShieldRVs-PT-005B-LTLCardinality-11 51946481 m, 100392 m/sec, 528006539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 505/530 332/2000 ShieldRVs-PT-005B-LTLCardinality-11 52469401 m, 104584 m/sec, 533304916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 510/530 335/2000 ShieldRVs-PT-005B-LTLCardinality-11 52965400 m, 99199 m/sec, 538539820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 515/530 338/2000 ShieldRVs-PT-005B-LTLCardinality-11 53441651 m, 95250 m/sec, 543760998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 520/530 341/2000 ShieldRVs-PT-005B-LTLCardinality-11 53959040 m, 103477 m/sec, 548980069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 525/530 344/2000 ShieldRVs-PT-005B-LTLCardinality-11 54483799 m, 104951 m/sec, 554154300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 530/530 348/2000 ShieldRVs-PT-005B-LTLCardinality-11 55003996 m, 104039 m/sec, 559321047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-005B-LTLCardinality-07
[[35mlola[0m][I] time limit : 529 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldRVs-PT-005B-LTLCardinality-11
[[35mlola[0m][I] time limit : 2648 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/529 5/5 ShieldRVs-PT-005B-LTLCardinality-11 703398 m, -10860119 m/sec, 5546331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldRVs-PT-005B-LTLCardinality-06
[[35mlola[0m][I] time limit : 659 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldRVs-PT-005B-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-005B-LTLCardinality-01
[[35mlola[0m][I] time limit : 879 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/879 10/2000 ShieldRVs-PT-005B-LTLCardinality-01 1366109 m, 273221 m/sec, 4958394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/879 19/2000 ShieldRVs-PT-005B-LTLCardinality-01 2549419 m, 236662 m/sec, 9655260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/879 27/2000 ShieldRVs-PT-005B-LTLCardinality-01 3694372 m, 228990 m/sec, 14281766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/879 35/2000 ShieldRVs-PT-005B-LTLCardinality-01 4750327 m, 211191 m/sec, 18644899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/879 42/2000 ShieldRVs-PT-005B-LTLCardinality-01 5760066 m, 201947 m/sec, 23066639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/879 50/2000 ShieldRVs-PT-005B-LTLCardinality-01 6844038 m, 216794 m/sec, 27439475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/879 58/2000 ShieldRVs-PT-005B-LTLCardinality-01 7894444 m, 210081 m/sec, 31847753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/879 65/2000 ShieldRVs-PT-005B-LTLCardinality-01 8954423 m, 211995 m/sec, 36160530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/879 73/2000 ShieldRVs-PT-005B-LTLCardinality-01 9962121 m, 201539 m/sec, 40359550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/879 81/2000 ShieldRVs-PT-005B-LTLCardinality-01 11051981 m, 217972 m/sec, 44721775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/879 89/2000 ShieldRVs-PT-005B-LTLCardinality-01 12152491 m, 220102 m/sec, 49352632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/879 97/2000 ShieldRVs-PT-005B-LTLCardinality-01 13258552 m, 221212 m/sec, 54034508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/879 104/2000 ShieldRVs-PT-005B-LTLCardinality-01 14212631 m, 190815 m/sec, 58289465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/879 111/2000 ShieldRVs-PT-005B-LTLCardinality-01 15237449 m, 204963 m/sec, 62764460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/879 119/2000 ShieldRVs-PT-005B-LTLCardinality-01 16304791 m, 213468 m/sec, 67140115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/879 126/2000 ShieldRVs-PT-005B-LTLCardinality-01 17308081 m, 200658 m/sec, 71440771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/879 133/2000 ShieldRVs-PT-005B-LTLCardinality-01 18252999 m, 188983 m/sec, 75676364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/879 141/2000 ShieldRVs-PT-005B-LTLCardinality-01 19307986 m, 210997 m/sec, 80219414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/879 148/2000 ShieldRVs-PT-005B-LTLCardinality-01 20315649 m, 201532 m/sec, 84480577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/879 155/2000 ShieldRVs-PT-005B-LTLCardinality-01 21320113 m, 200892 m/sec, 88736286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/879 162/2000 ShieldRVs-PT-005B-LTLCardinality-01 22221750 m, 180327 m/sec, 92860911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/879 169/2000 ShieldRVs-PT-005B-LTLCardinality-01 23266102 m, 208870 m/sec, 97176834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/879 177/2000 ShieldRVs-PT-005B-LTLCardinality-01 24323921 m, 211563 m/sec, 101812425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/879 184/2000 ShieldRVs-PT-005B-LTLCardinality-01 25293802 m, 193976 m/sec, 105799988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-00: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005B-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/879 191/2000 ShieldRVs-PT-005B-LTLCardinality-01 26192184 m, 179676 m/sec, 109517589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-005B"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-005B, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764200779"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-005B.tgz
mv ShieldRVs-PT-005B execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;