About the Execution of LoLA for ShieldRVs-PT-005A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.060 | 857143.00 | 1093224.00 | 2760.10 | ??TT???????????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764100769.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-005A, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764100769
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:55 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:55 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:55 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:55 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 17:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K Apr 12 17:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Apr 12 17:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 12 17:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 32K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-00
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-01
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-02
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-03
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-04
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-05
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-06
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-07
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-08
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-09
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-10
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2024-11
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2023-12
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2023-13
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2023-14
FORMULA_NAME ShieldRVs-PT-005A-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717171499214
FORMULA ShieldRVs-PT-005A-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005A-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-005A-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717172356357
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 ShieldRVs-PT-005A-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for ShieldRVs-PT-005A-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 14 (type CNST) for 13 ShieldRVs-PT-005A-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 14 (type CNST) for ShieldRVs-PT-005A-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldRVs-PT-005A-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type CNST) for 10 ShieldRVs-PT-005A-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 11 (type CNST) for ShieldRVs-PT-005A-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 40 ShieldRVs-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 0 ShieldRVs-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 7 ShieldRVs-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for ShieldRVs-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 7 ShieldRVs-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for ShieldRVs-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for ShieldRVs-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for ShieldRVs-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 5/255 6/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 1429129 m, 285825 m/sec, 6839254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 10/255 12/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 2806711 m, 275516 m/sec, 13809746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 15/255 17/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 4072896 m, 253237 m/sec, 20718284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 20/255 23/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 5327462 m, 250913 m/sec, 27663421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 25/255 28/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 6534543 m, 241416 m/sec, 34410125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 30/255 33/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 7714801 m, 236051 m/sec, 40712102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 35/255 38/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 8944508 m, 245941 m/sec, 47782344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 40/255 43/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 10172574 m, 245613 m/sec, 54623454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 45/255 48/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 11322127 m, 229910 m/sec, 61387972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 50/255 52/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 12483772 m, 232329 m/sec, 68002275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 55/255 57/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 13574189 m, 218083 m/sec, 74244375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 60/255 62/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 14707509 m, 226664 m/sec, 80939570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 65/255 66/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 15752675 m, 209033 m/sec, 86968672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 70/255 70/2000 ShieldRVs-PT-005A-CTLCardinality-2024-04 16736022 m, 196669 m/sec, 92606043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17551454
[[35mlola[0m][I] fired transitions : 98561363
[[35mlola[0m][I] time used : 75
[[35mlola[0m][I] memory pages used : 73
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ShieldRVs-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 269 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 0/269 1/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 24941 m, 4988 m/sec, 160714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 5/269 5/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 1102090 m, 215429 m/sec, 7261139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 10/269 9/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 2015131 m, 182608 m/sec, 14446196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 15/269 13/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 2929031 m, 182780 m/sec, 21239476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 20/269 16/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 3756289 m, 165451 m/sec, 27744885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 25/269 20/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 4652678 m, 179277 m/sec, 34472726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 30/269 23/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 5480056 m, 165475 m/sec, 40989244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 35/269 26/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 6249862 m, 153961 m/sec, 47351528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 40/269 30/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 7129159 m, 175859 m/sec, 53997544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 45/269 35/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 8238655 m, 221899 m/sec, 60925262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 50/269 38/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 9139452 m, 180159 m/sec, 67525128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 55/269 42/2000 ShieldRVs-PT-005A-CTLCardinality-2023-14 9993286 m, 170766 m/sec, 73853250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10838796
[[35mlola[0m][I] fired transitions : 79761075
[[35mlola[0m][I] time used : 60
[[35mlola[0m][I] memory pages used : 45
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldRVs-PT-005A-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 286 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 0/286 1/2000 ShieldRVs-PT-005A-CTLCardinality-2023-13 118990 m, 23798 m/sec, 234842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1938915
[[35mlola[0m][I] fired transitions : 4534236
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldRVs-PT-005A-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 312 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 559
[[35mlola[0m][I] fired transitions : 1459
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldRVs-PT-005A-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 343 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 1/343 3/2000 ShieldRVs-PT-005A-CTLCardinality-2024-09 484205 m, 96841 m/sec, 2906647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 6/343 7/2000 ShieldRVs-PT-005A-CTLCardinality-2024-09 1614963 m, 226151 m/sec, 10751950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2179331
[[35mlola[0m][I] fired transitions : 14441630
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ShieldRVs-PT-005A-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 380 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 68
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ShieldRVs-PT-005A-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 428 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 2/428 3/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 586332 m, 117266 m/sec, 4176143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 7/428 7/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 1573154 m, 197364 m/sec, 12043805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 12/428 11/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 2565696 m, 198508 m/sec, 19584028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 17/428 15/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 3487889 m, 184438 m/sec, 26889065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 22/428 18/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 4318755 m, 166173 m/sec, 33844976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 27/428 22/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 5105981 m, 157445 m/sec, 40554820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 32/428 25/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 5811834 m, 141170 m/sec, 46818156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 37/428 28/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 6629008 m, 163434 m/sec, 53575618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 42/428 31/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 7388760 m, 151950 m/sec, 60104696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 47/428 34/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 8094294 m, 141106 m/sec, 66400739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 52/428 38/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 8983756 m, 177892 m/sec, 73525198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 57/428 41/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 9757223 m, 154693 m/sec, 79987995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 62/428 44/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 10428220 m, 134199 m/sec, 85680747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 67/428 47/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 11137388 m, 141833 m/sec, 92007662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 72/428 50/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 11888003 m, 150123 m/sec, 98614891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 77/428 53/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 12495948 m, 121589 m/sec, 104051937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 82/428 55/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 13010006 m, 102811 m/sec, 108849316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 87/428 58/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 13727259 m, 143450 m/sec, 115026419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 92/428 60/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 14376061 m, 129760 m/sec, 120818940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 97/428 63/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 14949345 m, 114656 m/sec, 126071041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 102/428 65/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 15531139 m, 116358 m/sec, 131483061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 107/428 67/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 16030943 m, 99960 m/sec, 136255920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 112/428 70/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 16638238 m, 121459 m/sec, 141483739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 117/428 73/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 17426059 m, 157564 m/sec, 148227003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 122/428 76/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 18151113 m, 145010 m/sec, 154617902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 127/428 79/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 18781339 m, 126045 m/sec, 160389105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 132/428 81/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 19373475 m, 118427 m/sec, 165976747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 137/428 83/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 19950263 m, 115357 m/sec, 171530285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 142/428 86/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 20517297 m, 113406 m/sec, 177051505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 147/428 89/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 21260783 m, 148697 m/sec, 183679593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 152/428 92/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 22000136 m, 147870 m/sec, 190288550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 157/428 95/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 22651559 m, 130284 m/sec, 196448781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 162/428 98/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 23426424 m, 154973 m/sec, 203283861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 167/428 101/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 24090593 m, 132833 m/sec, 209491886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 172/428 104/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 24794647 m, 140810 m/sec, 216044194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 177/428 107/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 25488965 m, 138863 m/sec, 222428504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 182/428 109/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 26124378 m, 127082 m/sec, 228506766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 187/428 112/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 26729326 m, 120989 m/sec, 234514611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 192/428 114/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 27390350 m, 132204 m/sec, 240791867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 197/428 117/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 28095639 m, 141057 m/sec, 247323591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 202/428 120/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 28726088 m, 126089 m/sec, 253388435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 207/428 123/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 29398940 m, 134570 m/sec, 259726825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 212/428 125/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 30046636 m, 129539 m/sec, 265922589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 217/428 128/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 30713356 m, 133344 m/sec, 272190254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 222/428 131/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 31409269 m, 139182 m/sec, 278614528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 227/428 134/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 32020319 m, 122210 m/sec, 284474086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 232/428 136/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 32651361 m, 126208 m/sec, 290518513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 237/428 139/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 33252326 m, 120193 m/sec, 296375059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 242/428 141/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 33817780 m, 113090 m/sec, 302077175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 247/428 143/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 34380805 m, 112605 m/sec, 307682881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 252/428 146/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 35106575 m, 145154 m/sec, 314036548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 257/428 149/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 35765553 m, 131795 m/sec, 320082724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 262/428 152/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 36455279 m, 137945 m/sec, 326425364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 267/428 155/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 37140219 m, 136988 m/sec, 332563335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 272/428 158/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 37771729 m, 126302 m/sec, 338504953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 277/428 160/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 38377959 m, 121246 m/sec, 344280940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 282/428 163/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 38974128 m, 119233 m/sec, 350122100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 287/428 165/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 39606935 m, 126561 m/sec, 355967612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 292/428 168/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 40190844 m, 116781 m/sec, 361620222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 297/428 170/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 40768942 m, 115619 m/sec, 367343249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 302/428 173/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 41421777 m, 130567 m/sec, 373633921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 307/428 175/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 42077215 m, 131087 m/sec, 379845198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 312/428 178/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 42688413 m, 122239 m/sec, 385811164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 317/428 180/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 43271482 m, 116613 m/sec, 391770440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 322/428 183/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 43878452 m, 121394 m/sec, 397744998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 327/428 185/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 44487193 m, 121748 m/sec, 403669627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 332/428 188/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 45072085 m, 116978 m/sec, 409458335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 337/428 190/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 45625132 m, 110609 m/sec, 415141566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 342/428 193/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 46227673 m, 120508 m/sec, 421074827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 347/428 196/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 47034538 m, 161373 m/sec, 428247988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 352/428 199/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 47749505 m, 142993 m/sec, 434923277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 357/428 202/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 48396188 m, 129336 m/sec, 441238837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 362/428 205/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 49124460 m, 145654 m/sec, 447823335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 367/428 208/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 49831662 m, 141440 m/sec, 454267537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 372/428 210/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 50483393 m, 130346 m/sec, 460506779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 377/428 214/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 51247602 m, 152841 m/sec, 467468210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 382/428 216/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 51931060 m, 136691 m/sec, 474078178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 387/428 220/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 52758864 m, 165560 m/sec, 481173104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 392/428 223/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 53503964 m, 149020 m/sec, 488006774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 397/428 226/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 54151670 m, 129541 m/sec, 494210524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 402/428 229/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 54859766 m, 141619 m/sec, 500717785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 407/428 232/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 55577362 m, 143519 m/sec, 507230532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 412/428 234/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 56235283 m, 131584 m/sec, 513585083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 417/428 237/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 56887346 m, 130412 m/sec, 519879671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 422/428 240/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 57538761 m, 130283 m/sec, 526021801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 427/428 242/2000 ShieldRVs-PT-005A-CTLCardinality-2024-05 58164627 m, 125173 m/sec, 531976700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 ShieldRVs-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 428 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ShieldRVs-PT-005A-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2996 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/428 4/5 ShieldRVs-PT-005A-CTLCardinality-2024-05 942762 m, -11444373 m/sec, 6963001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 40 ShieldRVs-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 497 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1279
[[35mlola[0m][I] fired transitions : 2806
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 0 ShieldRVs-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 597 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 69
[[35mlola[0m][I] fired transitions : 68
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 7 ShieldRVs-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 746 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ShieldRVs-PT-005A-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 91
[[35mlola[0m][I] fired transitions : 90
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ShieldRVs-PT-005A-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 995 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 4/995 3/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 716167 m, 143233 m/sec, 6378671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 9/995 7/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 1622096 m, 181185 m/sec, 14465054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 14/995 11/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 2473175 m, 170215 m/sec, 22323345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 19/995 14/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 3290606 m, 163486 m/sec, 29731778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 24/995 17/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 4013519 m, 144582 m/sec, 36681490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 29/995 21/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 4850653 m, 167426 m/sec, 44225723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 34/995 24/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 5622500 m, 154369 m/sec, 51497976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 39/995 27/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 6453716 m, 166243 m/sec, 59041655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 44/995 30/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 7198617 m, 148980 m/sec, 65903512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 49/995 34/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 7958967 m, 152070 m/sec, 73207091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 54/995 37/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 8698126 m, 147831 m/sec, 80032594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 59/995 40/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 9451097 m, 150594 m/sec, 86777025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 64/995 43/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 10136330 m, 137046 m/sec, 93081614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/995 46/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 10882336 m, 149201 m/sec, 100303845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/995 49/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 11603807 m, 144294 m/sec, 107165100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/995 52/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 12274975 m, 134233 m/sec, 113681537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/995 54/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 12919927 m, 128990 m/sec, 120030682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/995 57/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 13610048 m, 138024 m/sec, 126730736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/995 60/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 14322418 m, 142474 m/sec, 133721721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/995 63/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 15039927 m, 143501 m/sec, 140686408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 105/995 66/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 15740819 m, 140178 m/sec, 147473928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 110/995 69/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 16434510 m, 138738 m/sec, 154104007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 115/995 72/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 17076979 m, 128493 m/sec, 160429417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 120/995 74/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 17727579 m, 130120 m/sec, 167003144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 125/995 77/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 18361690 m, 126822 m/sec, 173560079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 130/995 80/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 19013030 m, 130268 m/sec, 180167376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 135/995 82/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 19670041 m, 131402 m/sec, 186796926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 140/995 85/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 20339474 m, 133886 m/sec, 193326219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 145/995 88/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 21001372 m, 132379 m/sec, 199772018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 150/995 90/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 21615033 m, 122732 m/sec, 205694835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 155/995 93/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 22195279 m, 116049 m/sec, 211531237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 160/995 96/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 22907389 m, 142422 m/sec, 218252770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 165/995 99/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 23626331 m, 143788 m/sec, 225057310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 170/995 102/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 24329352 m, 140604 m/sec, 231490959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 175/995 104/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 24977843 m, 129698 m/sec, 237636213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 180/995 107/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 25612744 m, 126980 m/sec, 243828314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 185/995 110/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 26230663 m, 123583 m/sec, 249875491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 190/995 112/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 26889878 m, 131843 m/sec, 256405001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 195/995 115/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 27524481 m, 126920 m/sec, 262663222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 200/995 118/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 28133496 m, 121803 m/sec, 268841121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 205/995 120/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 28742404 m, 121781 m/sec, 274833575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 210/995 122/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 29320419 m, 115603 m/sec, 280653027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 215/995 125/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 29890108 m, 113937 m/sec, 286626909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 220/995 128/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 30628321 m, 147642 m/sec, 294027421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 225/995 130/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 31203133 m, 114962 m/sec, 300019779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 233/995 130/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 31244153 m, 8204 m/sec, 300474060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-01: EFAG true tscc_search[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-005A-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-005A-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-005A-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 239/995 130/2000 ShieldRVs-PT-005A-CTLCardinality-2024-10 31245148 m, 199 m/sec, 300485403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 412 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-005A"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-005A, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764100769"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-005A.tgz
mv ShieldRVs-PT-005A execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;