About the Execution of LoLA for ShieldRVs-PT-004A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.260 | 1350910.00 | 1379216.00 | 2943.30 | ??T????????F??F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764100753.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-004A, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764100753
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Apr 12 17:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Apr 12 17:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Apr 12 17:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Apr 12 17:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 25K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-00
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-01
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-02
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-03
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-04
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-05
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-06
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-07
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-08
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-09
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-10
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2024-11
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2023-12
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2023-13
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2023-14
FORMULA_NAME ShieldRVs-PT-004A-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717169522202
FORMULA ShieldRVs-PT-004A-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-004A-CTLCardinality-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-004A-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717170873112
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 ShieldRVs-PT-004A-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for ShieldRVs-PT-004A-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 50 ShieldRVs-PT-004A-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for ShieldRVs-PT-004A-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-004A-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 ShieldRVs-PT-004A-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for ShieldRVs-PT-004A-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 18 ShieldRVs-PT-004A-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 18 ShieldRVs-PT-004A-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ShieldRVs-PT-004A-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for ShieldRVs-PT-004A-CTLCardinality-2024-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ShieldRVs-PT-004A-CTLCardinality-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 4/255 12/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 2754555 m, 550911 m/sec, 7219079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/255 21/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 5001106 m, 449310 m/sec, 14240977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/255 30/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 7187807 m, 437340 m/sec, 21468654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/255 39/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 9336204 m, 429679 m/sec, 28123024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/255 46/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 11126243 m, 358007 m/sec, 34799128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/255 54/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 13004215 m, 375594 m/sec, 41390100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/255 62/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 14816484 m, 362453 m/sec, 48172968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/255 69/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 16712599 m, 379223 m/sec, 55005499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/255 76/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 18452908 m, 348061 m/sec, 61596850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/255 83/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 20172316 m, 343881 m/sec, 67803582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/255 90/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 21739974 m, 313531 m/sec, 74261721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/255 95/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 23023894 m, 256784 m/sec, 81357460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/255 101/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 24488787 m, 292978 m/sec, 88153516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/255 108/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 26092286 m, 320699 m/sec, 95247849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/255 115/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 27753534 m, 332249 m/sec, 102333080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/255 121/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 29177937 m, 284880 m/sec, 109095838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/255 128/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 31096977 m, 383808 m/sec, 115963151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/255 136/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 33001234 m, 380851 m/sec, 122630990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/255 144/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 34921656 m, 384084 m/sec, 129537981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/255 152/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 36796867 m, 375042 m/sec, 136189737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/255 160/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 38693153 m, 379257 m/sec, 142872674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/255 168/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 40591809 m, 379731 m/sec, 149388948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/255 175/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 42429093 m, 367456 m/sec, 155750748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/255 181/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 44005633 m, 315308 m/sec, 162028004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/255 187/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 45251542 m, 249181 m/sec, 168647454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/255 192/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 46604410 m, 270573 m/sec, 174983773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/255 199/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 48231121 m, 325342 m/sec, 181108598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/255 205/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 49800189 m, 313813 m/sec, 187682039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/255 211/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 51282563 m, 296474 m/sec, 194298831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 150/255 217/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 52721408 m, 287769 m/sec, 200773701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 155/255 223/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 54180737 m, 291865 m/sec, 207260201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 160/255 230/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 55826153 m, 329083 m/sec, 213965008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 165/255 237/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 57385098 m, 311789 m/sec, 220675851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 170/255 243/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 58852241 m, 293428 m/sec, 227329027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 175/255 249/2000 ShieldRVs-PT-004A-CTLCardinality-2024-05 60326150 m, 294781 m/sec, 233830406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 60712671
[[35mlola[0m][I] fired transitions : 235862555
[[35mlola[0m][I] time used : 176
[[35mlola[0m][I] memory pages used : 250
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ShieldRVs-PT-004A-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 262 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 4/262 9/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 2039718 m, 407943 m/sec, 5711933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 9/262 19/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 4573565 m, 506769 m/sec, 13805395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 14/262 30/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 7054562 m, 496199 m/sec, 21805997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 19/262 38/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 8998040 m, 388695 m/sec, 29307668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 24/262 40/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 9654515 m, 131295 m/sec, 36473810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 29/262 42/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 10077464 m, 84589 m/sec, 43076643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 34/262 44/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 10431758 m, 70858 m/sec, 49449669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 39/262 45/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 10809198 m, 75488 m/sec, 55945888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 44/262 47/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 11153563 m, 68873 m/sec, 62327028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 49/262 48/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 11546000 m, 78487 m/sec, 68549403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 54/262 50/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 11861544 m, 63108 m/sec, 74640393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 59/262 52/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 12383287 m, 104348 m/sec, 81339543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 64/262 53/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 12761969 m, 75736 m/sec, 87840051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 69/262 55/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 13103259 m, 68258 m/sec, 93943612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 74/262 56/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 13480379 m, 75424 m/sec, 100194319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 79/262 58/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 13825293 m, 68982 m/sec, 106479553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 84/262 59/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 14145246 m, 63990 m/sec, 112642990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 89/262 61/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 14562574 m, 83465 m/sec, 118958273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 94/262 62/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 14918476 m, 71180 m/sec, 125073449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 99/262 64/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 15328957 m, 82096 m/sec, 131143400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 104/262 65/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 15684750 m, 71158 m/sec, 137206791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 109/262 67/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 16069301 m, 76910 m/sec, 143433463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 114/262 68/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 16409676 m, 68075 m/sec, 149172639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 119/262 70/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 16766356 m, 71336 m/sec, 155198365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 124/262 71/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 17117941 m, 70317 m/sec, 161130047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 129/262 73/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 17439204 m, 64252 m/sec, 166829850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 134/262 74/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 17759842 m, 64127 m/sec, 172517198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 139/262 76/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 18162026 m, 80436 m/sec, 178773188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 144/262 77/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 18515951 m, 70785 m/sec, 184844531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 149/262 79/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 18909471 m, 78704 m/sec, 190717681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 154/262 80/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 19229873 m, 64080 m/sec, 196549070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 159/262 81/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 19544319 m, 62889 m/sec, 202180022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 164/262 83/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 19860526 m, 63241 m/sec, 207617534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 169/262 84/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 20192377 m, 66370 m/sec, 213150240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 174/262 85/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 20543148 m, 70154 m/sec, 218999789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 179/262 87/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 20892691 m, 69908 m/sec, 224787826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 184/262 88/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 21215586 m, 64579 m/sec, 230551755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 189/262 89/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 21532677 m, 63418 m/sec, 235981164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 194/262 91/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 21821447 m, 57754 m/sec, 241236727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 199/262 92/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 22182156 m, 72141 m/sec, 247091967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 204/262 94/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 22576431 m, 78855 m/sec, 253011432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 209/262 95/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 22940320 m, 72777 m/sec, 258787633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 214/262 96/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 23250304 m, 61996 m/sec, 264498029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 219/262 98/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 23611815 m, 72302 m/sec, 270598677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 224/262 100/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 24076461 m, 92929 m/sec, 276914989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 229/262 101/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 24385965 m, 61900 m/sec, 282791329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 234/262 102/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 24694388 m, 61684 m/sec, 288334063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 239/262 104/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 24983031 m, 57728 m/sec, 294160843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 244/262 105/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 25307657 m, 64925 m/sec, 299757400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 249/262 106/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 25653006 m, 69069 m/sec, 305461993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 254/262 108/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 25955272 m, 60453 m/sec, 311390343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 259/262 109/2000 ShieldRVs-PT-004A-CTLCardinality-2023-13 26278236 m, 64592 m/sec, 317014684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 ShieldRVs-PT-004A-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ShieldRVs-PT-004A-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 3142 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 5/261 8/2000 ShieldRVs-PT-004A-CTLCardinality-2023-12 1724355 m, 344871 m/sec, 6857861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 10/261 14/2000 ShieldRVs-PT-004A-CTLCardinality-2023-12 3356306 m, 326390 m/sec, 13450762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3772171
[[35mlola[0m][I] fired transitions : 15122856
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ShieldRVs-PT-004A-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 284 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 133
[[35mlola[0m][I] fired transitions : 311
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 ShieldRVs-PT-004A-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 4/313 3/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 568011 m, 113602 m/sec, 5987061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 9/313 6/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 1314835 m, 149364 m/sec, 13577583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 14/313 9/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 2028272 m, 142687 m/sec, 20692761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 19/313 12/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 2753562 m, 145058 m/sec, 27659451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 24/313 15/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 3444379 m, 138163 m/sec, 34594190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 29/313 18/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 4147839 m, 140692 m/sec, 41987649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 34/313 20/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 4831637 m, 136759 m/sec, 49034298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 39/313 23/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 5496601 m, 132992 m/sec, 55874812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 44/313 26/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 6165880 m, 133855 m/sec, 62677201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 49/313 29/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 6832217 m, 133267 m/sec, 69296281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 54/313 32/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 7518763 m, 137309 m/sec, 75984686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 59/313 34/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 8230925 m, 142432 m/sec, 82799048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 64/313 37/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 8892335 m, 132282 m/sec, 89182684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 69/313 40/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 9545939 m, 130720 m/sec, 95490943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 74/313 42/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 10169617 m, 124735 m/sec, 101724052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 79/313 45/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 10842393 m, 134555 m/sec, 108565285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 84/313 48/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 11494327 m, 130386 m/sec, 115145843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 89/313 51/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 12162530 m, 133640 m/sec, 121665382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 94/313 53/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 12796469 m, 126787 m/sec, 127897424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 99/313 56/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 13420749 m, 124856 m/sec, 134256660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 104/313 59/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 14074078 m, 130665 m/sec, 140900031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 109/313 61/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 14699528 m, 125090 m/sec, 147190207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 114/313 64/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 15303835 m, 120861 m/sec, 153255297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 119/313 66/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 15950259 m, 129284 m/sec, 159657988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 124/313 69/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 16556574 m, 121263 m/sec, 165820255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 129/313 72/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 17225349 m, 133755 m/sec, 172415345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 134/313 74/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 17896476 m, 134225 m/sec, 178744171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 139/313 77/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 18509327 m, 122570 m/sec, 184843340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 144/313 79/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 19109527 m, 120040 m/sec, 190804472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 149/313 82/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 19734145 m, 124923 m/sec, 197055730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 154/313 84/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 20327594 m, 118689 m/sec, 202999604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 159/313 87/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 21018285 m, 138138 m/sec, 209575284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 164/313 90/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 21658441 m, 128031 m/sec, 215856462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 169/313 92/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 22314229 m, 131157 m/sec, 222270451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 174/313 95/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 22944995 m, 126153 m/sec, 228472616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 179/313 98/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 23580794 m, 127159 m/sec, 234527145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 184/313 100/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 24204765 m, 124794 m/sec, 240725958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 189/313 103/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 24825958 m, 124238 m/sec, 246785465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 194/313 105/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 25420232 m, 118854 m/sec, 252637775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 199/313 108/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 26019185 m, 119790 m/sec, 258582388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 204/313 110/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 26606909 m, 117544 m/sec, 264316080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 209/313 113/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 27190352 m, 116688 m/sec, 270321229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 214/313 115/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 27855674 m, 133064 m/sec, 276848678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 219/313 118/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 28487897 m, 126444 m/sec, 282966765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 224/313 121/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 29146461 m, 131712 m/sec, 289664123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 229/313 123/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 29790424 m, 128792 m/sec, 296081001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 234/313 126/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 30380291 m, 117973 m/sec, 302250159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 239/313 128/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 30965196 m, 116981 m/sec, 308145280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 244/313 130/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 31545903 m, 116141 m/sec, 314142730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 249/313 133/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 32166621 m, 124143 m/sec, 320267142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 254/313 136/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 32772646 m, 121205 m/sec, 326165718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 259/313 138/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 33371354 m, 119741 m/sec, 332118796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 264/313 140/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 33955233 m, 116775 m/sec, 338088809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 269/313 143/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 34543875 m, 117728 m/sec, 344248328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 274/313 145/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 35118997 m, 115024 m/sec, 350179524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 279/313 148/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 35693016 m, 114803 m/sec, 356082243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 284/313 150/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 36267054 m, 114807 m/sec, 361871969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 289/313 152/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 36817875 m, 110164 m/sec, 367448383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 294/313 155/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 37446598 m, 125744 m/sec, 373670390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 299/313 157/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 38099861 m, 130652 m/sec, 380008549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 304/313 160/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 38772729 m, 134573 m/sec, 386342819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 309/313 163/2000 ShieldRVs-PT-004A-CTLCardinality-2024-09 39388966 m, 123247 m/sec, 392425708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldRVs-PT-004A-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 ShieldRVs-PT-004A-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 2817 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 99565
[[35mlola[0m][I] fired transitions : 462638
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/313 4/5 ShieldRVs-PT-004A-CTLCardinality-2024-09 742197 m, -7729353 m/sec, 7772953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldRVs-PT-004A-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 350 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 603333
[[35mlola[0m][I] fired transitions : 1937149
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 ShieldRVs-PT-004A-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 76
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVs-PT-004A-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 467 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 227
[[35mlola[0m][I] fired transitions : 252
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldRVs-PT-004A-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 561 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 4/561 9/2000 ShieldRVs-PT-004A-CTLCardinality-2024-03 2012861 m, 402572 m/sec, 6654602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3863335
[[35mlola[0m][I] fired transitions : 13434837
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-004A-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 699 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1/699 3/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 601717 m, 120343 m/sec, 1559249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 6/699 15/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 3380294 m, 555715 m/sec, 9425870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 11/699 24/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 5627777 m, 449496 m/sec, 16635222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 16/699 33/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 7950158 m, 464476 m/sec, 23913748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 21/699 44/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 10431539 m, 496276 m/sec, 31193383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 26/699 54/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 12874075 m, 488507 m/sec, 38383919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 31/699 63/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 15185800 m, 462345 m/sec, 45671561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 36/699 72/2000 ShieldRVs-PT-004A-CTLCardinality-2024-01 17369064 m, 436652 m/sec, 52713176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18127414
[[35mlola[0m][I] fired transitions : 55557158
[[35mlola[0m][I] time used : 38
[[35mlola[0m][I] memory pages used : 75
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-004A-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 920 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldRVs-PT-004A-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 376154
[[35mlola[0m][I] fired transitions : 1849855
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldRVs-PT-004A-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 1379 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 2/1379 3/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 512027 m, 102405 m/sec, 3734501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 7/1379 7/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 1634253 m, 224445 m/sec, 12444436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 12/1379 12/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 2684998 m, 210149 m/sec, 20686485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 17/1379 16/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 3738045 m, 210609 m/sec, 29094637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 22/1379 20/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 4707549 m, 193900 m/sec, 37097963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 27/1379 24/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 5634643 m, 185418 m/sec, 44924383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 32/1379 28/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 6606809 m, 194433 m/sec, 52653020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 37/1379 32/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 7590729 m, 196784 m/sec, 60422971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 42/1379 36/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 8476243 m, 177102 m/sec, 67762353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 47/1379 39/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 9406053 m, 185962 m/sec, 75176163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 52/1379 43/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 10329442 m, 184677 m/sec, 82884502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 57/1379 47/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 11253589 m, 184829 m/sec, 90517454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 62/1379 51/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 12157987 m, 180879 m/sec, 98004944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 67/1379 54/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 13055586 m, 179519 m/sec, 105594372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 72/1379 58/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 13883702 m, 165623 m/sec, 112776686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 77/1379 61/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 14746840 m, 172627 m/sec, 120169499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 82/1379 65/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 15584714 m, 167574 m/sec, 127256561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 87/1379 68/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 16471053 m, 177267 m/sec, 134595712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 92/1379 72/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 17288211 m, 163431 m/sec, 141555094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 97/1379 75/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 18112335 m, 164824 m/sec, 148534390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 102/1379 79/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 18951031 m, 167739 m/sec, 155589211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 107/1379 82/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 19849487 m, 179691 m/sec, 162846918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 112/1379 86/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 20688559 m, 167814 m/sec, 169880417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 117/1379 89/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 21542329 m, 170754 m/sec, 177100053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 122/1379 93/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 22361392 m, 163812 m/sec, 184008600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 127/1379 96/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 23209827 m, 169687 m/sec, 191026378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 132/1379 99/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 24017461 m, 161526 m/sec, 197965523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 137/1379 103/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 24774641 m, 151436 m/sec, 204564237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 142/1379 106/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 25600535 m, 165178 m/sec, 211735115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 147/1379 109/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 26442551 m, 168403 m/sec, 218779127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 152/1379 113/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 27291828 m, 169855 m/sec, 226187775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 157/1379 116/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 28086274 m, 158889 m/sec, 233055455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 162/1379 119/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 28856073 m, 153959 m/sec, 239779649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 167/1379 123/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 29627273 m, 154240 m/sec, 246415359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 172/1379 126/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 30414533 m, 157452 m/sec, 253257600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 177/1379 129/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 31196366 m, 156366 m/sec, 259912883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 182/1379 132/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 31971754 m, 155077 m/sec, 266775548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 187/1379 135/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 32702488 m, 146146 m/sec, 273445567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 192/1379 138/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 33439306 m, 147363 m/sec, 280044568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 197/1379 141/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 34175670 m, 147272 m/sec, 286565896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 202/1379 144/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 34948175 m, 154501 m/sec, 293310906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 207/1379 148/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 35820554 m, 174475 m/sec, 300460416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 212/1379 152/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 36693469 m, 174583 m/sec, 307645171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 217/1379 155/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 37523792 m, 166064 m/sec, 314690090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 222/1379 158/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 38292971 m, 153835 m/sec, 321613709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 227/1379 162/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 39102470 m, 161899 m/sec, 328429960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 232/1379 165/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 39911824 m, 161870 m/sec, 335275912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 237/1379 168/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 40652041 m, 148043 m/sec, 341606368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 242/1379 171/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 41389662 m, 147524 m/sec, 348053821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 247/1379 174/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 42103258 m, 142719 m/sec, 354471910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 252/1379 177/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 42798086 m, 138965 m/sec, 360706581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 257/1379 181/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 43704557 m, 181294 m/sec, 368393702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 262/1379 184/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 44588082 m, 176705 m/sec, 375901674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 267/1379 188/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 45414728 m, 165329 m/sec, 382956759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 272/1379 191/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 46270503 m, 171155 m/sec, 390135561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 277/1379 195/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 47147785 m, 175456 m/sec, 397400157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 282/1379 198/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 47974129 m, 165268 m/sec, 404433309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 287/1379 202/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 48825734 m, 170321 m/sec, 411848624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 292/1379 205/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 49610207 m, 156894 m/sec, 418826431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 297/1379 208/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 50385724 m, 155103 m/sec, 425863199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 302/1379 211/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 51121603 m, 147175 m/sec, 432513885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 307/1379 214/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 51858727 m, 147424 m/sec, 439354512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 312/1379 217/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 52670926 m, 162439 m/sec, 446362571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 317/1379 221/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 53427698 m, 151354 m/sec, 452989465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 322/1379 224/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 54148521 m, 144164 m/sec, 459472014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 327/1379 227/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 54947631 m, 159822 m/sec, 466189274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 332/1379 230/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 55697920 m, 150057 m/sec, 472729238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 337/1379 233/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 56473651 m, 155146 m/sec, 479377091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 342/1379 236/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 57201768 m, 145623 m/sec, 485871320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 347/1379 239/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 57967126 m, 153071 m/sec, 492529173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 352/1379 242/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 58676384 m, 141851 m/sec, 498725967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 357/1379 245/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 59454698 m, 155662 m/sec, 505673093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 362/1379 248/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 60192747 m, 147609 m/sec, 512362035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 367/1379 252/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 60945125 m, 150475 m/sec, 519125293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 372/1379 254/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 61649503 m, 140875 m/sec, 525569090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 377/1379 257/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 62356131 m, 141325 m/sec, 531906798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 382/1379 260/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 63043959 m, 137565 m/sec, 538205389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 387/1379 264/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 63846628 m, 160533 m/sec, 544963358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 392/1379 267/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 64614942 m, 153662 m/sec, 551610952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 397/1379 270/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 65341574 m, 145326 m/sec, 557874876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 402/1379 273/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 66205333 m, 172751 m/sec, 565117788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 407/1379 277/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 67043520 m, 167637 m/sec, 572161533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 412/1379 280/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 67849561 m, 161208 m/sec, 578940805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 417/1379 283/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 68645537 m, 159195 m/sec, 585592258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 422/1379 286/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 69403004 m, 151493 m/sec, 592131166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 427/1379 290/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 70156148 m, 150628 m/sec, 598926464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 432/1379 293/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 70907624 m, 150295 m/sec, 605640188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 437/1379 296/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 71613863 m, 141247 m/sec, 612019981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 442/1379 298/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 72325999 m, 142427 m/sec, 618341064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 447/1379 302/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 73087340 m, 152268 m/sec, 625030249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 452/1379 306/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 74083180 m, 199168 m/sec, 632968414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 457/1379 309/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 74987039 m, 180771 m/sec, 640398417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 462/1379 313/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 75902084 m, 183009 m/sec, 647706830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 467/1379 317/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 76778251 m, 175233 m/sec, 654791423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 472/1379 320/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 77617405 m, 167830 m/sec, 661724211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 477/1379 324/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 78491221 m, 174763 m/sec, 668727108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 482/1379 327/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 79331051 m, 167966 m/sec, 675565929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 487/1379 331/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 80171575 m, 168104 m/sec, 682377570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 492/1379 334/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 81034196 m, 172524 m/sec, 689338584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 497/1379 338/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 81864672 m, 166095 m/sec, 696132265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-06: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-004A-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-004A-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-004A-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 508/1379 340/2000 ShieldRVs-PT-004A-CTLCardinality-2023-15 82472830 m, 121631 m/sec, 701115871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-004A"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-004A, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764100753"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-004A.tgz
mv ShieldRVs-PT-004A execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;